{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,21]],"date-time":"2026-03-21T19:18:29Z","timestamp":1774120709691,"version":"3.50.1"},"reference-count":3,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/asscc.2017.8240239","type":"proceedings-article","created":{"date-parts":[[2017,12,28]],"date-time":"2017-12-28T16:32:34Z","timestamp":1514478754000},"page":"153-156","source":"Crossref","is-referenced-by-count":7,"title":["Dual-loop 2-step ZQ calibration for dedicated power supply voltage in LPDDR4 SDRAM"],"prefix":"10.1109","author":[{"given":"Chang-Kyo","family":"Lee","sequence":"first","affiliation":[]},{"given":"Junha","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Ki-Ho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jin-Seok","family":"Heo","sequence":"additional","affiliation":[]},{"given":"Gil-Hoon","family":"Cha","sequence":"additional","affiliation":[]},{"given":"Jin-Hyeok","family":"Baek","sequence":"additional","affiliation":[]},{"given":"Dae-Sik","family":"Moon","sequence":"additional","affiliation":[]},{"given":"Yoon-Joo","family":"Eom","sequence":"additional","affiliation":[]},{"given":"Tae-Sung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyunyoon","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Younghoon","family":"Son","sequence":"additional","affiliation":[]},{"given":"Seonghwan","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jong-Wook","family":"Park","sequence":"additional","affiliation":[]},{"given":"Sewon","family":"Eom","sequence":"additional","affiliation":[]},{"given":"Si-Hyeong","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Young-Ryeol","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Seungseob","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Kyoung-Soo","family":"Ha","sequence":"additional","affiliation":[]},{"given":"Youngseok","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Bo-Tak","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Dae-Hee","family":"Jung","sequence":"additional","affiliation":[]},{"given":"Eungsung","family":"Seo","sequence":"additional","affiliation":[]},{"given":"Kyoung-Ho","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yoon-Gyu","family":"Song","sequence":"additional","affiliation":[]},{"given":"Youn-Sik","family":"Park","sequence":"additional","affiliation":[]},{"given":"Tae-Young","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[]},{"given":"In-Dal","family":"Song","sequence":"additional","affiliation":[]},{"given":"Seok-Hun","family":"Hyun","sequence":"additional","affiliation":[]},{"given":"Joon-Young","family":"Park","sequence":"additional","affiliation":[]},{"given":"Hyuck-Joon","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Young-Soo","family":"Sohn","sequence":"additional","affiliation":[]},{"given":"Jung-Hwan","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Kwang-Il","family":"Park","sequence":"additional","affiliation":[]},{"given":"Seong-Jin","family":"Jang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028449"},{"key":"ref2","first-page":"390","article-title":"A 5.0Gb\/s\/pin 8Gb LPDDR4X SDRAM with with Power-Isolated LVSTL and split-die architecture with 2-die ZQ calibration scheme","author":"lee","year":"2017","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"430","article-title":"A 3.2Gb\/s\/pin 8Gb 1.0V LPDDR4 SDRAM with integrated ECC engine for sub-1V DRAM core operation","author":"oh","year":"2014","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Seoul","start":{"date-parts":[[2017,11,6]]},"end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8226344\/8240197\/08240239.pdf?arnumber=8240239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,2,5]],"date-time":"2018-02-05T17:34:53Z","timestamp":1517852093000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8240239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/asscc.2017.8240239","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}