{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T05:45:48Z","timestamp":1751521548710,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/asscc.2017.8240260","type":"proceedings-article","created":{"date-parts":[[2017,12,28]],"date-time":"2017-12-28T21:32:34Z","timestamp":1514496754000},"page":"237-240","source":"Crossref","is-referenced-by-count":14,"title":["A 21mW low-power recurrent neural network accelerator with quantization tables for embedded deep learning applications"],"prefix":"10.1109","author":[{"given":"Jinmook","family":"Lee","sequence":"first","affiliation":[]},{"given":"Dongjoo","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Hoi-Jun","family":"Yoo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"1735","DOI":"10.1162\/neco.1997.9.8.1735","article-title":"Long short-term memory","volume":"9","author":"sepp","year":"1997","journal-title":"Neural Computation"},{"key":"ref3","article-title":"Diannao: A small-footprint high-throughput accelerator for ubiquitous machine-learning","volume":"49","author":"tianshi","year":"2014","journal-title":"ACM SIGPLAN Notices"},{"key":"ref6","article-title":"14.2 DNPU: An 8.1 TOPS\/Wreconfigurable CNN-RNN processor for general-purpose deep neural networks","author":"dongjoo","year":"2017","journal-title":"Solid-State Circuits Conference (ISSCC) 2017 IEEE International"},{"key":"ref5","article-title":"Sequence to sequence learning with neural networks","author":"ilya","year":"2014","journal-title":"Advances in neural information processing systems"},{"key":"ref8","article-title":"EIE: efficient inference engine on compressed deep neural network","author":"song","year":"2016","journal-title":"Proceedings of the 43rd International Symposium on Computer Architecture"},{"key":"ref7","first-page":"1","article-title":"From model to FPGA: Software-hardware co-design for efficient neural network acceleration","author":"guo","year":"2016","journal-title":"2016 IEEE Hot Chips 28 Symposium (HCS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298935"}],"event":{"name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2017,11,6]]},"location":"Seoul","end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8226344\/8240197\/08240260.pdf?arnumber=8240260","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T22:13:42Z","timestamp":1643148822000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8240260\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asscc.2017.8240260","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}