{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,24]],"date-time":"2026-04-24T14:52:15Z","timestamp":1777042335467,"version":"3.51.4"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/asscc.2017.8240267","type":"proceedings-article","created":{"date-parts":[[2017,12,28]],"date-time":"2017-12-28T21:32:34Z","timestamp":1514496754000},"page":"265-268","source":"Crossref","is-referenced-by-count":18,"title":["Subthreshold voltage reference with nwell\/psub diode leakage compensation for low-power high-temperature systems"],"prefix":"10.1109","author":[{"given":"Inhee","family":"Lee","sequence":"first","affiliation":[]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A 114-pWPMOS-only, trim-free votlage reference with 0.26% within-wafer inaccuracy for nW systems","author":"dong","year":"2016","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2654326"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2340576"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139195065.007"},{"key":"ref14","first-page":"198","article-title":"A 1Mb Embedded NOR Flash Memory with 39 ?W Program Power for mm-Scale High-Temperature Sensor Nodes","author":"dong","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"17265","DOI":"10.3390\/s131217265","article-title":"Ultra-Low Power High Temperature and Radiation hard Complementary Metal-Oxide-Semiconductor (CMOS) Silicon-on-Insulator (SOI) Voltagae Referenece","author":"boufouss","year":"2013","journal-title":"SENSORS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2346788"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2165235"},{"key":"ref5","article-title":"Ultra Low Power CMOS Circuits Working in Subthreshold Regime for High Temperature and Radiation Environments","author":"assaad","year":"2011","journal-title":"Proc Int Conf Exhibit High Temperature Electron Netw"},{"key":"ref8","first-page":"100","article-title":"A 29n W Bandgap Reference Circuit","author":"lee","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref7","first-page":"200","article-title":"A 2.98n W bandgap voltage reference using a self-tuning low leakage sample and hold","author":"chen","year":"2012","journal-title":"IEEE Symp VLSI Circuits Dig"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2016.16.6.745"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.2118\/173435-MS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2206683"}],"event":{"name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Seoul","start":{"date-parts":[[2017,11,6]]},"end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8226344\/8240197\/08240267.pdf?arnumber=8240267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T22:35:53Z","timestamp":1643150153000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8240267\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asscc.2017.8240267","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}