{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T06:59:30Z","timestamp":1771657170958,"version":"3.50.1"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/asscc.2017.8240282","type":"proceedings-article","created":{"date-parts":[[2017,12,28]],"date-time":"2017-12-28T21:32:34Z","timestamp":1514496754000},"page":"325-328","source":"Crossref","is-referenced-by-count":5,"title":["A \u2212245 dB FOM 48 fs rms jitter semi-digital PLL with intrinsic temperature compensation in 130 nm CMOS"],"prefix":"10.1109","author":[{"given":"J.","family":"Anders","sequence":"first","affiliation":[]},{"given":"S.","family":"Bader","sequence":"additional","affiliation":[]},{"given":"M.","family":"Dietl","sequence":"additional","affiliation":[]},{"given":"P.","family":"Sareen","sequence":"additional","affiliation":[]},{"given":"G.","family":"Rombach","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tambouris","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ortmanns","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"174","article-title":"A 2.7-to-4.3 GHz, 0.16 ps rms-jitter, ?246.8 dB-FOM, digital fractional-N sampling PLL in 28 nm CMOS","author":"gao","year":"2016","journal-title":"2016 ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"1","article-title":"A 28 nm CMOS digital fractional-N PLL with ?245.5dB FOM and a frequency tripler for 802.11 abgn\/ac radio","author":"gao","year":"2015","journal-title":"IEEE ISSCC 2015 Digest of Technical Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2299273"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2157259"},{"key":"ref8","first-page":"392","article-title":"A 2.2 GHz 7.6 m W sub-sampling PLL with ?126 d Bc \/Hz in-band phase noise and 0.15 ps rms jitter in 0.18?m CMOS","author":"gao","year":"2009","journal-title":"Dig Tech Papers ISSCC 2009"},{"key":"ref7","first-page":"1","article-title":"A BW-tracking semi-digital PLL with near-optimal VCO phase noise shaping in low-cost 0.4?m CMOS achieving 700 fs rms phase jitter","author":"fahmy","year":"2015","journal-title":"NORCAS 2015"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176996"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746236"}],"event":{"name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","location":"Seoul","start":{"date-parts":[[2017,11,6]]},"end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8226344\/8240197\/08240282.pdf?arnumber=8240282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T22:45:46Z","timestamp":1643150746000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8240282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asscc.2017.8240282","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}