{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:11:27Z","timestamp":1729627887757,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/asscc.2017.8240283","type":"proceedings-article","created":{"date-parts":[[2017,12,28]],"date-time":"2017-12-28T21:32:34Z","timestamp":1514496754000},"page":"329-332","source":"Crossref","is-referenced-by-count":1,"title":["An ultra-low phase noise all-digital multi-frequency generator using injection-locked DCOs and time-interleaved calibration"],"prefix":"10.1109","author":[{"given":"Suneui","family":"Park","sequence":"first","affiliation":[]},{"given":"Heein","family":"Yoon","sequence":"additional","affiliation":[]},{"given":"Jaehyouk","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2334392"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2284651"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418040"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417972"},{"key":"ref14","first-page":"1","article-title":"A 0.048mm2 3mW Synthesizable Fractional-N PLL With a Soft Injection-Locking Technique","author":"deng","year":"2015","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref4","first-page":"272","article-title":"A 20-to-1000MHz &#x00B1;14ps Peak-to-Peak Jitter Reconfigurable Multi-Output All-Digital Clock Generator using Open-Loop Fractional Dividers in 65nm CMOS","author":"elkholy","year":"2014","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2393815"},{"key":"ref6","first-page":"1","article-title":"A PVT-robust ?59-dBc reference spur and 450-fsRMS jitter injection-locked clock multiplier using a voltage-domain period-calibrating loop","author":"lee","year":"2016","journal-title":"Proc Symp VLSI Circuits Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"401","DOI":"10.1109\/JSSC.2015.2496781","article-title":"A Low-Jitter and Fractional-Resolution Injection-Locked Clock Multiplier Using a DLL-Based Real-Time PVT Calibrator With Replica-Delay Cells","volume":"51","author":"kim","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref7","first-page":"324","article-title":"A PVT-robust ?39dBc lkHz-to-100MHz integrated-phase-noise 29GHz injection-locked frequency multiplier with a 600? W frequency-tracking loop using the averages of phase deviations for mm-band 5G transceivers","author":"yoo","year":"2017","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"614","DOI":"10.1109\/JSSC.2015.2510019","article-title":"A 0.56&#x2013;2.92 GHz Wideband and Low Phase Noise Quadrature LO-Generator U sing a Single LC- VCO for 2G&#x2013;4G Multistandard Cellular Transceivers","volume":"51","author":"yoon","year":"2016","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2386895"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2574804"}],"event":{"name":"2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2017,11,6]]},"location":"Seoul","end":{"date-parts":[[2017,11,8]]}},"container-title":["2017 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8226344\/8240197\/08240283.pdf?arnumber=8240283","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T23:43:08Z","timestamp":1643154188000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8240283\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asscc.2017.8240283","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}