{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T07:12:22Z","timestamp":1725433942929},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/asscc.2018.8579270","type":"proceedings-article","created":{"date-parts":[[2019,1,8]],"date-time":"2019-01-08T22:59:07Z","timestamp":1546988347000},"page":"73-76","source":"Crossref","is-referenced-by-count":1,"title":["A 10-Gb\/s, 0.03-mm<sup>2<\/sup>, 1.28-pJ\/bit Half-Rate All-Digital Injection-Locked Clock and Data Recovery with Maximum Timing-Margin Tracking Loop"],"prefix":"10.1109","author":[{"given":"Min-Seong","family":"Choo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Han-Gon","family":"Ko","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung-Yong","family":"Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwangho","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deog-Kyoon","family":"Jeong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"364","article-title":"A 1.296-to-5.184Gb\/s transceiver with 2.4mW\/(Gb\/s) burst-mode CDR using dual-edge injection-locked oscillator","author":"maruko","year":"2010","journal-title":"IEEE Int Conf Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.916598"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2478449"},{"key":"ref6","first-page":"226","article-title":"A 10.3125Gb\/s burst-mode CDR circuit using a ?? DAC","author":"terada","year":"2008","journal-title":"IEEE Int Conf Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082272"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2594077"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2390613"},{"key":"ref2","first-page":"228","article-title":"A 10 Gb\/s burst-mode CDR IC in 0.13 &#x00B5;m CMOS","author":"nogawa","year":"2005","journal-title":"IEEE Int Conf Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"},{"key":"ref1","first-page":"552","article-title":"Full-rate injection-locked 10.3Gb\/s clock and data recovery circuit in a 45GHz-fT SiGe process","author":"zhan","year":"2005","journal-title":"Proc IEEE Custom Integrated Circuits Conference (CICC)"}],"event":{"name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2018,11,5]]},"location":"Tainan, Taiwan","end":{"date-parts":[[2018,11,7]]}},"container-title":["2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8547238\/8579249\/08579270.pdf?arnumber=8579270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T02:03:52Z","timestamp":1598234632000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8579270\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/asscc.2018.8579270","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}