{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T00:30:35Z","timestamp":1725409835668},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/asscc.2018.8579291","type":"proceedings-article","created":{"date-parts":[[2019,1,8]],"date-time":"2019-01-08T22:59:07Z","timestamp":1546988347000},"page":"197-200","source":"Crossref","is-referenced-by-count":0,"title":["A 140 nW, 32.768 kHz, 1.9 ppm\/\u00b0C Leakage-Based Digitally Relocked Clock Reference with 0.1 ppm Long-Term Stability in 28nm FD-SOI"],"prefix":"10.1109","author":[{"given":"Guenole","family":"Lallement","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fady","family":"Abouzeid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thierry Di","family":"Gilio","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Roche","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Luc","family":"Autran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2016.7598312"},{"journal-title":"Design of Analog CMOS Integrated Circuits","year":"2001","author":"razavi","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757443"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea6020007"},{"key":"ref8","first-page":"14","article-title":"A 32.4 ppm\/°C 3.2-1.6V Self-chopped Relaxation Oscillator with Adaptive Supply Generation","author":"hsiao","year":"2012","journal-title":"IEEE Symposium on VLSI Circuits (VLSIC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649136"},{"key":"ref2","first-page":"1","article-title":"A 2.7 pJ\/cycle 16 MHz, 0.7 ?W Deep Sleep Power ARM Cortex-M0+ Core SoC in 28 nm FD-SOI","author":"lallement","year":"2018","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131581"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JIOT.2014.2312291"}],"event":{"name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2018,11,5]]},"location":"Tainan, Taiwan","end":{"date-parts":[[2018,11,7]]}},"container-title":["2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8547238\/8579249\/08579291.pdf?arnumber=8579291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T06:01:34Z","timestamp":1598248894000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8579291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asscc.2018.8579291","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}