{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:30:49Z","timestamp":1725723049274},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/asscc.2018.8579302","type":"proceedings-article","created":{"date-parts":[[2019,1,8]],"date-time":"2019-01-08T22:59:07Z","timestamp":1546988347000},"page":"273-276","source":"Crossref","is-referenced-by-count":5,"title":["A 104.8TOPS\/W One-Shot Time-Based Neuromorphic Chip Employing Dynamic Threshold Error Correction in 65nm"],"prefix":"10.1109","author":[{"given":"Luke R.","family":"Everson","sequence":"first","affiliation":[]},{"given":"Muqing","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Nakul","family":"Pande","sequence":"additional","affiliation":[]},{"given":"Chris H.","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870355"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418085"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref8","first-page":"4107","article-title":"Binarized Neural Networks","author":"hubara","year":"2016","journal-title":"2016 NIPS Barcelona Spain 2016"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993627"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/ASSCC.2016.7844126","article-title":"Time-domain neural network: A 48.5 TSOp\/s\/W neuromorphic chip optimized for deep learning and CMOS technology","author":"miyashita","year":"2016","journal-title":"Solid-State Circuits Conference (A-SSCC) 2016 IEEE Asian"}],"event":{"name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2018,11,5]]},"location":"Tainan","end":{"date-parts":[[2018,11,7]]}},"container-title":["2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8547238\/8579249\/08579302.pdf?arnumber=8579302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T06:01:39Z","timestamp":1598248899000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8579302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/asscc.2018.8579302","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}