{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:26:10Z","timestamp":1725488770453},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,11]]},"DOI":"10.1109\/asscc.2018.8579307","type":"proceedings-article","created":{"date-parts":[[2019,1,8]],"date-time":"2019-01-08T22:59:07Z","timestamp":1546988347000},"page":"205-208","source":"Crossref","is-referenced-by-count":3,"title":["A Bimodal (NRZ\/PAM-4) ISI Tolerant Timing Recovery with Adaptive DDJ Equalization"],"prefix":"10.1109","author":[{"given":"Masum","family":"Hossain","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Aurangozeb","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nhat","family":"Nguyen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.842863"},{"key":"ref3","first-page":"12","article-title":"A 56Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16nm FinFET","author":"frans","year":"2016","journal-title":"2016 IEEE Symposium on VLSI Circuits (VLSIC)"},{"key":"ref6","article-title":"A 28Gb\/s digital CDR with adaptive loop gain for optimum jitter tolerance","author":"joshua","year":"2017","journal-title":"2017 IEEE International SolidState Circuits Conference (ISSCC)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2777099"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"ref1","article-title":"A 40-to-56Gb\/s PAM-4 receiver with 10-tap direct decision-feedback equalization in 16nm FinFET","author":"jay","year":"2017","journal-title":"2017 IEEE International Solid-State Circuits Conference (ISSCC)"}],"event":{"name":"2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)","start":{"date-parts":[[2018,11,5]]},"location":"Tainan, Taiwan","end":{"date-parts":[[2018,11,7]]}},"container-title":["2018 IEEE Asian Solid-State Circuits Conference (A-SSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8547238\/8579249\/08579307.pdf?arnumber=8579307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,8,24]],"date-time":"2020-08-24T06:01:42Z","timestamp":1598248902000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8579307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,11]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/asscc.2018.8579307","relation":{},"subject":[],"published":{"date-parts":[[2018,11]]}}}