{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T00:25:27Z","timestamp":1761611127644},"reference-count":5,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2002.1000291","type":"proceedings-article","created":{"date-parts":[[2004,4,23]],"date-time":"2004-04-23T14:38:15Z","timestamp":1082731095000},"page":"3-12","source":"Crossref","is-referenced-by-count":55,"title":["Synchronous interlocked pipelines"],"prefix":"10.1109","author":[{"given":"H.M.","family":"Jacobson","sequence":"first","affiliation":[]},{"given":"P.N.","family":"Kudva","sequence":"additional","affiliation":[]},{"given":"P.","family":"Bose","sequence":"additional","affiliation":[]},{"given":"P.W.","family":"Cook","sequence":"additional","affiliation":[]},{"given":"S.E.","family":"Schuster","sequence":"additional","affiliation":[]},{"given":"E.G.","family":"Mercer","sequence":"additional","affiliation":[]},{"given":"C.J.","family":"Myers","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"292","article-title":"Asynchronous interlocked pipelined CMOS circuits operating at 3.3–4.5 GHz","author":"schuster","year":"2000","journal-title":"International Solid State Circuits Conference"},{"key":"ref3","article-title":"Modular synthesis of timed circuits using partial order reduction","author":"mercer","year":"2002","journal-title":"Proc of The Theory and Practice of Timed Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref2","article-title":"Reducing stall delay in pipelined computer system using queue between pipeline stages","author":"mclellan","year":"1994","journal-title":"Digital Equipment Corporation"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"726","DOI":"10.1145\/277044.277226","article-title":"Power considerations in the design of the Alpha 21264 microprocessor","author":"gowan","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"}],"event":{"name":"Eighth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-02","location":"Manchester, UK"},"container-title":["Proceedings Eighth International Symposium on Asynchronous Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7846\/21599\/01000291.pdf?arnumber=1000291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T02:21:47Z","timestamp":1497579707000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1000291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/async.2002.1000291","relation":{},"subject":[]}}