{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,13]],"date-time":"2026-02-13T23:28:57Z","timestamp":1771025337791,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2002.1000297","type":"proceedings-article","created":{"date-parts":[[2004,4,23]],"date-time":"2004-04-23T18:38:15Z","timestamp":1082745495000},"page":"69-75","source":"Crossref","is-referenced-by-count":76,"title":["Point to point GALS interconnect"],"prefix":"10.1109","author":[{"given":"S.","family":"Moore","sequence":"first","affiliation":[]},{"given":"G.","family":"Taylor","sequence":"additional","affiliation":[]},{"given":"R.","family":"Mullins","sequence":"additional","affiliation":[]},{"given":"P.","family":"Robinson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836791"},{"key":"ref11","first-page":"133","article-title":"Anomalous response times of input synchronizers","volume":"25","author":"pe?hou?ek","year":"1976","journal-title":"IEEE Transactions on Computers"},{"key":"ref12","article-title":"Asynchronous interlocked pipelined cmos (IPCMOS) circuits operating at 3.3-4.5GHz","author":"schuster","year":"2000","journal-title":"Proc Asynchronous Interfaces Tools Techniques and Implementations"},{"key":"ref13","article-title":"System timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634845"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/92.805755"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2000.844540"},{"key":"ref3","author":"chapiro","year":"1984","journal-title":"Globally-Asynchronous Locally-Synchronous Systems"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1145\/309847.310091","article-title":"Lowering power consumption in clock by using globally asynchronous, locally synchronous design style","author":"hemani","year":"1999","journal-title":"Proc ACM\/IEEE Design Automation Conference"},{"key":"ref5","article-title":"An on-chip dynamically recalibrated delay line for embedded self-timed systems","author":"taylor","year":"2000","journal-title":"Proc International Symposium on Advanced Research in Asynchronous Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878271"},{"key":"ref7","article-title":"High-Speed Digital Design-A Handbook of Black Magic.","author":"johnson","year":"1993"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628884"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"ref9","article-title":"Using stoppable clocks to safely interface asynchronous and synchronous subsystems","author":"moore","year":"2000","journal-title":"Proc Asynchronous Interfaces Tools Techniques and Implementations"}],"event":{"name":"Eighth International Symposium on Asynchronous Circuits and Systems","location":"Manchester, UK","acronym":"ASYNC-02"},"container-title":["Proceedings Eighth International Symposium on Asynchronous Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7846\/21599\/01000297.pdf?arnumber=1000297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,28]],"date-time":"2023-04-28T12:48:59Z","timestamp":1682686139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1000297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/async.2002.1000297","relation":{},"subject":[]}}