{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T12:44:36Z","timestamp":1742388276560},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2002.1000298","type":"proceedings-article","created":{"date-parts":[[2004,4,23]],"date-time":"2004-04-23T18:38:15Z","timestamp":1082745495000},"page":"76-83","source":"Crossref","is-referenced-by-count":12,"title":["A dual-mode synchronous\/asynchronous CORDIC processor"],"prefix":"10.1109","author":[{"given":"E.","family":"Grass","sequence":"first","affiliation":[]},{"given":"B.","family":"Sarker","sequence":"additional","affiliation":[]},{"given":"K.","family":"Maharatna","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.386226"},{"key":"ref12","first-page":"87","article-title":"Pipeline Synchronisation","author":"seizovic","year":"1994","journal-title":"Proc International Symposium on Advanced Research in Asynchronous Circuits and Systems"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1007\/BF02108187","article-title":"Performance of Iterative Computation in Self-Timed Rings","author":"williams","year":"1994","journal-title":"Journal of VLSI Signal Processing"},{"key":"ref4","first-page":"267","article-title":"The token flow model","author":"buck","year":"1992","journal-title":"Data Flow Workshop"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.563684"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675363"},{"key":"ref5","first-page":"10","article-title":"Algorithms and accuracy in the HP-35","author":"cochran","year":"1972","journal-title":"Hewlett Packard J"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0045-7906(94)00013-7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1982.1171404"},{"year":"1999","key":"ref2","article-title":"Part 11: Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) specifications: High Speed Physical Layer in the 5 GHz Band"},{"year":"1999","key":"ref1","article-title":"Broadband Radio Access Networks (BRAN); HIPERLAN Type 2 Functional Specifications. Part 1 – Physical (PHY) layer"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/31.83883"}],"event":{"name":"Eighth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-02","location":"Manchester, UK"},"container-title":["Proceedings Eighth International Symposium on Asynchronous Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7846\/21599\/01000298.pdf?arnumber=1000298","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:21:47Z","timestamp":1497594107000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1000298\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/async.2002.1000298","relation":{},"subject":[]}}