{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:48:59Z","timestamp":1725547739293},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2002.1000301","type":"proceedings-article","created":{"date-parts":[[2004,4,23]],"date-time":"2004-04-23T14:38:15Z","timestamp":1082731095000},"page":"109-114","source":"Crossref","is-referenced-by-count":3,"title":["Generation and verification of timing constraints for fine-grain pipelined asynchronous data-path circuits"],"prefix":"10.1109","author":[{"given":"M.","family":"Ozcan","sequence":"first","affiliation":[]},{"given":"M.","family":"Imai","sequence":"additional","affiliation":[]},{"given":"T.","family":"Nanya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Asynchronous design methodologies: An overview","author":"hauck","year":"1993","journal-title":"Technical Report TR 93–05–07"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref6","first-page":"16","article-title":"Cascade voltage switch logic: a different cmos logic family","author":"griffin","year":"1984","journal-title":"Proc IEEE ISSCC"},{"key":"ref5","first-page":"531","article-title":"Scalable-delay-insensitive design: A high-performance approach to dependable asynchronous systems","author":"nanya","year":"1999","journal-title":"Proc International Symp on Future of Intellectual Integrated Electronics"},{"key":"ref8","first-page":"143","article-title":"Verification of timing constraints for fine-grain pipelined asynchronous data-path circuits","author":"ozcan","year":"2000","journal-title":"Design GAIA"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.837017"},{"key":"ref2","article-title":"System timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"journal-title":"CB-C10 family 0 25 ? CMOS cell-based IC (2 5 V) block library","year":"1999","key":"ref9"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.262000"}],"event":{"name":"Eighth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-02","location":"Manchester, UK"},"container-title":["Proceedings Eighth International Symposium on Asynchronous Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7846\/21599\/01000301.pdf?arnumber=1000301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T12:02:06Z","timestamp":1489147326000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1000301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/async.2002.1000301","relation":{},"subject":[]}}