{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T15:06:16Z","timestamp":1743347176721},"reference-count":24,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2002.1000302","type":"proceedings-article","created":{"date-parts":[[2004,4,23]],"date-time":"2004-04-23T18:38:15Z","timestamp":1082745495000},"page":"115-124","source":"Crossref","is-referenced-by-count":17,"title":["Relative timing based verification of timed circuits and systems"],"prefix":"10.1109","author":[{"given":"H.","family":"Kim","sequence":"first","affiliation":[]},{"given":"P.A.","family":"Beerel","sequence":"additional","affiliation":[]},{"given":"K.","family":"Stevens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Process Spaces and Formal Verification of Asynchronous Circuits","year":"1998","author":"negulescu","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666502"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(92)90180-N"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727017"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836774"},{"journal-title":"Formal Verification and Testing of Asynchronous Circuits","year":"1997","author":"roig","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761523"},{"key":"ref17","first-page":"324","article-title":"A 0.18um CMOS IA32 microprocessor with a 4GHz integer execution unit","author":"sager","year":"2001","journal-title":"International Solid State Circuits Conference"},{"key":"ref18","first-page":"292","article-title":"Asynchronous Interlocked Pipelined CMOS circuits operating at 3.3–4.5GHz","author":"schuster","year":"2000","journal-title":"International Solid State Circuits Conference"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761535"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.275352"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761518"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480008"},{"article-title":"Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications","year":"1987","author":"chu","key":"ref5"},{"key":"ref8","article-title":"Concurrent Hardware: The Theory and Practice of Self-Timed Design","author":"kishinevsky","year":"1994","journal-title":"Series in Parallel Computing"},{"key":"ref7","article-title":"Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits","author":"dill","year":"1989","journal-title":"ACM Distinguished Dissertations"},{"article-title":"Algorithms for Synthesis and Verification of Timed Circuits and Systems","year":"1999","author":"belluomini","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(94)90010-8"},{"key":"ref9","article-title":"Automatic synthesis and verification of gate-level timed circuits","author":"myers","year":"1995","journal-title":"Technical Report CSL-TR-94–647"},{"article-title":"Practical Verification and Synthesis of Low Latency Asynchronous Systems","year":"1994","author":"stevens","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914082"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1996.494447"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279390"}],"event":{"name":"Eighth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-02","location":"Manchester, UK"},"container-title":["Proceedings Eighth International Symposium on Asynchronous Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7846\/21599\/01000302.pdf?arnumber=1000302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T17:06:14Z","timestamp":1489165574000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1000302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/async.2002.1000302","relation":{},"subject":[]}}