{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:11:56Z","timestamp":1742400716881,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2002.1000305","type":"proceedings-article","created":{"date-parts":[[2004,4,23]],"date-time":"2004-04-23T14:38:15Z","timestamp":1082731095000},"page":"149-157","source":"Crossref","is-referenced-by-count":12,"title":["Checking delay-insensitivity: 10\/sup 4\/ gates and beyond"],"prefix":"10.1109","author":[{"given":"A.","family":"Kondratyev","sequence":"first","affiliation":[]},{"given":"L.","family":"Neukom","sequence":"additional","affiliation":[]},{"given":"O.","family":"Roig","sequence":"additional","affiliation":[]},{"given":"A.","family":"Taubin","sequence":"additional","affiliation":[]},{"given":"K.","family":"Fant","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Minimalist: An environment for the synthesis, verification and testability of burst-mode asynchronous machines","author":"fuhrer","year":"1999","journal-title":"Technical Report TR CUCS-020-99"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/6874.001.0001","article-title":"Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits","author":"dill","year":"1989"},{"article-title":"Symbolic Model Checking","year":"1993","author":"mcmillan","key":"ref12"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"491","DOI":"10.1007\/3-540-53863-1_36","article-title":"Stubborn Sets for Reduced State Space Generation","volume":"483","author":"valmari","year":"0","journal-title":"Advances in Petri Nets 1990"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-60761-7","article-title":"Partial-Order Methods for the Verification of Concurrent Systems––An Approach to the State-Explosion Problem","volume":"1032","author":"godefroid","year":"1996","journal-title":"Lecture Notes in Computer Science"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/143165.143235"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"ref18","article-title":"The orphans in 2 value NULL convention logic","author":"fant","year":"1998","journal-title":"Theseus Logic"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660032"},{"key":"ref4","first-page":"204","article-title":"A theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proceedings of an International Symposium on the Theory of Switching"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/WCADM.1995.514650"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878304"},{"article-title":"Handshake Circuits: an Asynchronous Architecture for VLSI Programming","year":"1993","author":"van berkel","key":"ref6"},{"key":"ref5","first-page":"1","article-title":"Programming in VLSI: From communicating processes to delay-insensitive circuits","author":"martin","year":"1990","journal-title":"Developments in Concurrency and Communication UT Year of Programming Series"},{"key":"ref8","article-title":"Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers","author":"cortadella","year":"1997","journal-title":"IEICE Transactions on Information and Systems E80-D(3) 315-325"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/ASAP.1996.542821","article-title":"NULL conventional logic: A complete and consistent logic for asynchronous digital circuit synthesis","author":"fant","year":"1996","journal-title":"International Conference on Application-specific Systems Architectures and Processors"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276286"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.845076"},{"article-title":"Asynchronous Sequential Switching Circuits","year":"1969","author":"unger","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-009-0487-3"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706841"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569607"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1993.580110"},{"key":"ref26","article-title":"Hiding Memory Elements in Induced Hierarchical Verification of Speed-Independent Circuits","author":"vakilotojar","year":"1998","journal-title":"International Workshop on Logic Synthesis"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"}],"event":{"name":"Eighth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-02","location":"Manchester, UK"},"container-title":["Proceedings Eighth International Symposium on Asynchronous Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7846\/21599\/01000305.pdf?arnumber=1000305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,1]],"date-time":"2020-04-01T14:46:47Z","timestamp":1585752407000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1000305\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/async.2002.1000305","relation":{},"subject":[]}}