{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,28]],"date-time":"2025-05-28T11:04:46Z","timestamp":1748430286762,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2002.1000307","type":"proceedings-article","created":{"date-parts":[[2004,4,23]],"date-time":"2004-04-23T18:38:15Z","timestamp":1082745495000},"page":"171-180","source":"Crossref","is-referenced-by-count":25,"title":["Testing of asynchronous designs by \"inappropriate\" means. Synchronous approach"],"prefix":"10.1109","author":[{"given":"A.","family":"Kondratyev","sequence":"first","affiliation":[]},{"given":"L.","family":"Sorensen","sequence":"additional","affiliation":[]},{"given":"A.","family":"Streich","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Handshake Circuits: an Asynchronous Architecture for VLSI Programming","year":"1993","author":"van berkel","key":"ref10"},{"article-title":"Synthesis of Self-Timed VLSI Circuits from Graph-Theoretic Specifications","year":"1987","author":"chu","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-009-0487-3"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761529"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836967"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"261","DOI":"10.1109\/ASAP.1996.542821","article-title":"NULL conventional logic: A complete and consistent logic for asynchronous digital circuit synthesis","author":"fant","year":"1996","journal-title":"International Conference on Application-specific Systems Architectures and Processors"},{"key":"ref17","first-page":"103","article-title":"Semi-modularity and self-diagnostic asynchronous control circuits","author":"beerel","year":"1991","journal-title":"Advanced Research in VLSI"},{"key":"ref18","first-page":"620","article-title":"Automatic generation of synchronous test patterns for asynchronous circuits","author":"oriol","year":"1997","journal-title":"Proc ACM\/IEEE Design Automation Conference"},{"key":"ref19","article-title":"Testing self-timed circuits using scan paths","author":"khoche","year":"1993","journal-title":"5th NASA Symposium on VLSI Design"},{"journal-title":"Testing Delay-Insensitive Circuits","year":"1992","author":"hazewindus","key":"ref28"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878304"},{"key":"ref27","article-title":"On the design of multiple fault diagnosable networks","volume":"c 21","author":"scherz","year":"1972","journal-title":"IEEE Trans Comput"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1994.344715"},{"key":"ref6","article-title":"Measuring an Asynchronous Processor's Power and Noise","author":"mccardle","year":"2001","journal-title":"SNUG Conference"},{"key":"ref29","first-page":"462","article-title":"A logic design structure for LSI testability","author":"eichelberger","year":"1977","journal-title":"Proc ACM\/IEEE Design Automation Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RAWCON.1998.709140"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185264"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276286"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914082"},{"key":"ref9","first-page":"1","article-title":"Programming in VLSI: From communicating processes to delay-insensitive circuits","author":"martin","year":"1990","journal-title":"Developments in Concurrency and Communication UT Year of Programming Series"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761523"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1995.512652"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/5.740029"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1994.656318"},{"key":"ref24","article-title":"The orphans in 2 value NULL convention logic","author":"fant","year":"1998","journal-title":"Theseus Logic"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"article-title":"Digital Systems Testing and Testable Design","year":"1990","author":"abramovici","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227841"}],"event":{"name":"Eighth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-02","location":"Manchester, UK"},"container-title":["Proceedings Eighth International Symposium on Asynchronous Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7846\/21599\/01000307.pdf?arnumber=1000307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T06:21:47Z","timestamp":1497594107000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1000307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/async.2002.1000307","relation":{},"subject":[]}}