{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,17]],"date-time":"2025-04-17T05:49:50Z","timestamp":1744868990064,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2002.1000310","type":"proceedings-article","created":{"date-parts":[[2004,4,23]],"date-time":"2004-04-23T14:38:15Z","timestamp":1082731095000},"page":"201-210","source":"Crossref","is-referenced-by-count":27,"title":["SPA - a synthesisable Amulet core for smartcard applications"],"prefix":"10.1109","author":[{"given":"L.A.","family":"Plana","sequence":"first","affiliation":[]},{"given":"P.A.","family":"Riocreux","sequence":"additional","affiliation":[]},{"given":"W.J.","family":"Bainbridge","sequence":"additional","affiliation":[]},{"given":"A.","family":"Bardsley","sequence":"additional","affiliation":[]},{"given":"J.D.","family":"Garside","sequence":"additional","affiliation":[]},{"given":"S.","family":"Temple","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/S1383-7621(00)00026-6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"article-title":"Asynchronous System-on-Chip Interconnect","year":"2000","author":"bainbridge","key":"ref12"},{"year":"1997","key":"ref13","article-title":"Identification Cards – Integrated Circuit(s) with Contacts – Part 3: Electronic Signals and Transmission Protocols"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761522"},{"article-title":"ARM Architecture Reference Manual","year":"2000","author":"jaggar","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/54.914617"},{"key":"ref17","article-title":"Introduction to Differential Power Analysis and Related Attacks","author":"kocher","year":"1998","journal-title":"Technical Report Cryptography Research"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1016\/0167-9260(93)90035-B","article-title":"Delay Insensitive Multi Ring Structures. Integration","volume":"15","author":"spars\u00f8","year":"1993","journal-title":"The VLSI Journal"},{"key":"ref19","article-title":"Defeating Power Analysis","author":"yu","year":"2000","journal-title":"9th UK Asynchronous Forum"},{"article-title":"ARM System-on-Chip Architecture","year":"2000","author":"furber","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878304"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1998.666497"},{"article-title":"Handshake Circuits – An asynchronous architecture for VLSI programming","year":"1993","author":"van berkel","key":"ref5"},{"year":"0","key":"ref8"},{"article-title":"Implementing Balsa Handshake Circuits","year":"2000","author":"bardsley","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.740018"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/12.588033"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836999"}],"event":{"name":"Eighth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-02","location":"Manchester, UK"},"container-title":["Proceedings Eighth International Symposium on Asynchronous Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/7846\/21599\/01000310.pdf?arnumber=1000310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T02:21:47Z","timestamp":1497579707000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1000310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/async.2002.1000310","relation":{},"subject":[]}}