{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:06:43Z","timestamp":1759147603104},"reference-count":36,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2003.1199168","type":"proceedings-article","created":{"date-parts":[[2003,10,8]],"date-time":"2003-10-08T15:04:05Z","timestamp":1065625445000},"page":"78-88","source":"Crossref","is-referenced-by-count":77,"title":["Efficient self-timed interfaces for crossing clock domains"],"prefix":"10.1109","author":[{"given":"A.","family":"Chakraborty","sequence":"first","affiliation":[]},{"given":"M.R.","family":"Greenstreet","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/92.894162"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1994.656289"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1996.563543"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.881207"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000295"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878304"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.992979"},{"journal-title":"STARI A technique for high-bandwidth communication","year":"1993","author":"greenstreet","key":"ref12"},{"key":"ref13","first-page":"38","article-title":"Implementing a STARI chip","author":"greenstreet","year":"1995","journal-title":"In Proc of the 1995 Int'l Conf on Computer Design"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.974902"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.962281"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003573"},{"journal-title":"High-Speed Digital Design A Handbook of Black Magic","year":"1993","author":"johnson","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803951"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/40.748794"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914065"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223730"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.918917"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158100"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.98975"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158059"},{"article-title":"Globally-Asynchronous, Locally-Synchronous Systems","year":"0","author":"chapiro","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797216"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935470"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1995.515628"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5573-5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.962280"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref21","first-page":"404","article-title":"Multi-GHz clocking scheme for Intel&#x00AE; Pentium&#x00AE; 4 microprocessor","author":"kurd","year":"2001","journal-title":"Proc 2001 IEEE Int Solid-State Circuits Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000297"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/49.62819"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"ref25","first-page":"52","article-title":"Practical design of globally-asynchronous, locally-synchronous sytems","author":"mutterbach","year":"2000","journal-title":"Proc Int Symp Adv Res Asynch Circuits Syst"}],"event":{"name":"Ninth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-03","location":"Vancouver, BC, Canada"},"container-title":["Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8538\/26997\/01199168.pdf?arnumber=1199168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:23:20Z","timestamp":1489429400000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1199168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/async.2003.1199168","relation":{},"subject":[]}}