{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:54:18Z","timestamp":1729644858572,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2003.1199170","type":"proceedings-article","created":{"date-parts":[[2003,10,8]],"date-time":"2003-10-08T19:04:05Z","timestamp":1065639845000},"page":"98-108","source":"Crossref","is-referenced-by-count":3,"title":["Monotonic circuits with complete acknowledgement"],"prefix":"10.1109","author":[{"given":"N.","family":"Starodoubtsev","sequence":"first","affiliation":[]},{"given":"S.","family":"Bystrov","sequence":"additional","affiliation":[]},{"given":"A.","family":"Yakovlev","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"112","article-title":"Asynchronous processes and antitonic control circuits. Part I. Description language","volume":"23","author":"starodoubtsev","year":"1985","journal-title":"Soviet Journal of Computer and System Science (USA)"},{"key":"ref11","first-page":"44","article-title":"Asynchronous processes and antitonic control circuits. Part III. Realization","volume":"24","author":"starodoubtsev","year":"1985","journal-title":"Soviet Journal of Computer and System Science (USA)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/CSD.2001.981775"},{"key":"ref13","first-page":"199","article-title":"Signal graphs: From self-timed to timed ones","author":"rosenblum","year":"1985","journal-title":"Proc Int Workshop Timed Petri Nets"},{"key":"ref14","first-page":"407","article-title":"A design methodology for concurrent VLSI systems","author":"chu","year":"1985","journal-title":"Proceedings of ICCD"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-55989-1","article-title":"Logic Synthesis of Asynchronous Controllers and Interfaces","author":"cortadella","year":"2002"},{"journal-title":"Eliminating Isochronic-Fork Constraints in Quasi-Delay-Insensitive Circuits ASP-DAC 2001 (Asia and South Pacific Design Automation Conference 2001)","year":"2001","author":"sretasereekul","key":"ref16"},{"article-title":"Practical verification and synthesis of low latency asynchronous systems","year":"1994","author":"stevens","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(92)90001-F"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.740017"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"21","DOI":"10.1109\/T-C.1974.223773","article-title":"towards a theory of universal speed-independent modules","volume":"c 23","author":"keller","year":"1974","journal-title":"IEEE Transactions on Computers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4612-4476-9_35"},{"key":"ref8","first-page":"55","article-title":"Isochronic fork-free asynchronous circuits","author":"starodoubtsev","year":"2000","journal-title":"9th UK Asynchronous Forum"},{"key":"ref7","article-title":"Circuits insensitive to delays in transistors and wires","author":"varshavsky","year":"1989","journal-title":"Series B Tech Rep"},{"key":"ref2","first-page":"204","article-title":"A theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proceedings of an International Symposium on the Theory of Switching"},{"year":"2001","key":"ref1"},{"key":"ref9","first-page":"191c","article-title":"Synthesis of Control-Dominated Circuits for Parallel Computing Systems","author":"starodoubtsev","year":"1984"}],"event":{"name":"Ninth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-03","location":"Vancouver, BC, Canada"},"container-title":["Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8538\/26997\/01199170.pdf?arnumber=1199170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:59:21Z","timestamp":1497574761000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1199170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/async.2003.1199170","relation":{},"subject":[]}}