{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:59:19Z","timestamp":1759147159440},"reference-count":27,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2003.1199175","type":"proceedings-article","created":{"date-parts":[[2003,10,8]],"date-time":"2003-10-08T19:04:05Z","timestamp":1065639845000},"page":"151-161","source":"Crossref","is-referenced-by-count":14,"title":["A high-speed clockless serial link transceiver"],"prefix":"10.1109","author":[{"given":"J.","family":"Teifel","sequence":"first","affiliation":[]},{"given":"R.","family":"Manohar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1992.200409"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/40.653013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.881204"},{"article-title":"Pipelined Asynchronous Circuits","year":"1996","author":"lines","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6423(85)90015-2"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"},{"key":"ref17","first-page":"59","article-title":"Formal Program Transformations for VLSI Circuit Synthesis","author":"martin","year":"1989","journal-title":"Formal Development of Programs and Proofs"},{"key":"ref18","article-title":"Synthesis of Asynchronous VLSI Circuits","author":"martin","year":"1990","journal-title":"Formal Methods for VLSI Design"},{"key":"ref19","article-title":"Asynchronous Circuits for Token-Ring Mutual Exclusion","author":"martin","year":"0","journal-title":"Caltech Computer Science Technical report CS-TR-90–09"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.566199"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.881207"},{"key":"ref3","first-page":"216","article-title":"A 2 Gb\/s\/pin CMOS asymmetric serial link","author":"chang","year":"1998","journal-title":"VLSI Circuits Symposium"},{"key":"ref6","article-title":"Efficient self-timing with level-encoded 2-phase dual-rail (LEDR)","author":"dean","year":"1991","journal-title":"Advanced Research in VLSI Proceedings of the 1991 UC Santa Cruz Conference"},{"key":"ref5","article-title":"High Performance Electrical Signaling","author":"dally","year":"1998","journal-title":"MPPO198"},{"key":"ref8","article-title":"A Power-Efficient Duplex Communication System","author":"furber","year":"2000","journal-title":"Proceedings of Int Workshop on Asynchronous Interfaces Tools techniques and implementations (AINT'2000)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.841504"},{"journal-title":"Circuits Interconnections and Packaging for VLSI","year":"1990","author":"bakoglu","key":"ref2"},{"year":"0","key":"ref1"},{"key":"ref9","article-title":"Scalable Pipelined Interconnect for Distributed Endpoint Routing: the SGI SPIDER Chip","author":"galles","year":"1996","journal-title":"Proc Symp High Performance Interconnects (Hot Interconnects 4)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/BF00464358"},{"article-title":"Performance of Synchronous and Asynchronous High-Speed Links: A Practical Experiment","year":"2000","author":"r\u00f8ine","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1996.494432"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.309909"},{"key":"ref23","first-page":"1070","article-title":"The trimosbus","author":"sutherland","year":"0","journal-title":"Proc 1st Caltech Conference on Very Large Scale Integration"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/4.545825"},{"article-title":"Interchip Communication in Asynchronous VLSI Systems","year":"2002","author":"teifel","key":"ref25"}],"event":{"name":"Ninth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-03","location":"Vancouver, BC, Canada"},"container-title":["Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8538\/26997\/01199175.pdf?arnumber=1199175","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T23:31:50Z","timestamp":1489447910000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1199175\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/async.2003.1199175","relation":{},"subject":[]}}