{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T10:23:57Z","timestamp":1743503037427,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2003.1199177","type":"proceedings-article","created":{"date-parts":[[2003,10,8]],"date-time":"2003-10-08T19:04:05Z","timestamp":1065639845000},"page":"174-183","source":"Crossref","is-referenced-by-count":9,"title":["Asynchronous DRAM design and synthesis"],"prefix":"10.1109","author":[{"given":"V.N.","family":"Ekanayake","sequence":"first","affiliation":[]},{"given":"R.","family":"Manohar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref11","article-title":"A pipelined asynchronous cache system","author":"andrew lines","year":"0","journal-title":"internal report"},{"year":"2002","author":"ekanayake","article-title":"Asynchronous dynamic random access memories","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ASYNC.2002.1000292"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"966","DOI":"10.1109\/4.508210","article-title":"A low-voltage, low-power CMOS delay element","volume":"31","author":"kim","year":"1996","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"ref15","article-title":"Transistor elements for 30nm physical gate lengths and beyond","volume":"6","year":"2002","journal-title":"Intel Technology Journal"},{"key":"ref16","first-page":"384","article-title":"A 1.0v 230mhz column-access embedded DRAM macro for portable MPEG applications","volume":"469","year":"0"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/ISSCC.2002.992983"},{"year":"2002","author":"research","article-title":"IBM Cu-ll embedded DRAM macro datasheet","key":"ref18"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/359576.359585"},{"key":"ref4","first-page":"174","article-title":"A 2.9ns random access cycle embedded DRAM with a destructive-read architecture","year":"2002","journal-title":"Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref3","first-page":"303","article-title":"The hierarchical multi-bank DRAM: A high-performance architecture for memory integrated with processors","author":"tadaaki tamauchi","year":"1997","journal-title":"Proc 17th Conf Advanced Research in VLSI"},{"year":"2000","author":"manohar","article-title":"A case for asynchronous active memories","key":"ref6"},{"year":"0","journal-title":"It SRAM","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1007\/978-1-4612-4476-9_35"},{"year":"1996","author":"rabaey","journal-title":"Digital Integrated Circuits A Design Perspective","key":"ref7"},{"key":"ref2","first-page":"229","article-title":"The mosaic fast 512k scalable CMOS DRAM","author":"speck","year":"1991","journal-title":"Proceedings of Conference on Advanced Research in VLSI"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/ARVLSI.1997.634861"},{"key":"ref9","first-page":"237","article-title":"Synthesis of asynchronous VLSI circuits","author":"martin","year":"1990","journal-title":"Formal Methods for VLSI Design"}],"event":{"acronym":"ASYNC-03","name":"Ninth International Symposium on Asynchronous Circuits and Systems","location":"Vancouver, BC, Canada"},"container-title":["Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8538\/26997\/01199177.pdf?arnumber=1199177","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:59:21Z","timestamp":1497574761000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1199177\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/async.2003.1199177","relation":{},"subject":[]}}