{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:58:40Z","timestamp":1730199520959,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2003.1199178","type":"proceedings-article","created":{"date-parts":[[2003,10,8]],"date-time":"2003-10-08T15:04:05Z","timestamp":1065625445000},"page":"184-193","source":"Crossref","is-referenced-by-count":0,"title":["Control signal sharing using data-path delay information at control data flow graph descriptions"],"prefix":"10.1109","author":[{"given":"H.","family":"Saito","sequence":"first","affiliation":[]},{"given":"E.","family":"Kim","sequence":"additional","affiliation":[]},{"given":"N.","family":"Sretasereekul","sequence":"additional","affiliation":[]},{"given":"M.","family":"Imai","sequence":"additional","affiliation":[]},{"given":"H.","family":"Nakamura","sequence":"additional","affiliation":[]},{"given":"T.","family":"Nanya","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378480"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.980253"},{"journal-title":"CB-CI0 Family 0 25-?m CMOS Cell-Based IC (2 5V) Library","year":"1997","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808566"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386498"},{"journal-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications","year":"1987","author":"chu","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-3575-3_1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.740027"},{"key":"ref9","first-page":"86","article-title":"Automatic handshake expansion and reshuffling using concurrency reduction","author":"cortadella","year":"1998","journal-title":"Proc 2nd Workshop Hardware Design Petri Nets"},{"key":"ref1","first-page":"315","article-title":"Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers","volume":"e80 d","author":"cortadella","year":"1997","journal-title":"IEICE Transactions on Information and Systems"}],"event":{"name":"Ninth International Symposium on Asynchronous Circuits and Systems","acronym":"ASYNC-03","location":"Vancouver, BC, Canada"},"container-title":["Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8538\/26997\/01199178.pdf?arnumber=1199178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:23:27Z","timestamp":1489429407000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1199178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/async.2003.1199178","relation":{},"subject":[]}}