{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T21:54:35Z","timestamp":1729634075470,"version":"3.28.0"},"reference-count":34,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2003.1199181","type":"proceedings-article","created":{"date-parts":[[2003,10,8]],"date-time":"2003-10-08T19:04:05Z","timestamp":1065639845000},"page":"216-225","source":"Crossref","is-referenced-by-count":2,"title":["Asynchronous datapath with software-controlled on-chip adaptive voltage scaling for multirate signal processing applications"],"prefix":"10.1109","author":[{"family":"Yee William Li","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Patounakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Jose","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.L.","family":"Shepard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.M.","family":"Nowick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref33","DOI":"10.1109\/LPE.2002.146731"},{"key":"ref32","first-page":"35","article-title":"Methods for true power minimizatioin","author":"brodersen","year":"2002","journal-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design"},{"doi-asserted-by":"publisher","key":"ref31","DOI":"10.1109\/PESC.1999.788980"},{"doi-asserted-by":"publisher","key":"ref30","DOI":"10.1109\/41.293881"},{"key":"ref34","article-title":"Hofstee. Power-constrained microprocessor design","author":"peter","year":"2002","journal-title":"Proc IEEE International Conference on Computer Design"},{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/49.761037"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/4.98975"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/VLSIC.1996.507699"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/4.962281"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/VTSA.1997.614759"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/4.98986"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/ASYNC.2002.1000299"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1145\/63526.63532"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/5.740022"},{"key":"ref19","first-page":"292","article-title":"Asynchronous interlocked pipelined CMOS circuits operating at 3.3–4.5GHz","author":"schuster","year":"0"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"20","DOI":"10.1109\/LPE.2000.155247","article-title":"an adaptive on-chip voltage regulation technique for low-power applications","author":"dragone","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/92.335008"},{"key":"ref27","first-page":"109","article-title":"A completely on-chip voltage regulation technique for low power digital circuits","author":"carley","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"9","DOI":"10.1109\/LPE.2000.155245","article-title":"design issues for dynamic voltage scaling","author":"burd","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref6","first-page":"195","article-title":"Managing power and performance for system-on-chip designs using voltage islands","author":"lackey","year":"2002","journal-title":"Proceedings of the IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1109\/CICC.1989.56708","article-title":"A four chip implantable defibrilator\/pacemaker chipset","author":"ryan","year":"1989","journal-title":"Proceedings of the Custom Integrated Circuits Conference"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1145\/224081.224083"},{"year":"0","author":"stratakos","article-title":"A low-voltage CMOS dc-dc converter for a portable batter-operated system","key":"ref8"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/92.845892"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/HPCA.2002.995696"},{"key":"ref9","first-page":"520","article-title":"A fully digital, energy-efficient adaptive power-supply regulator","author":"wei","year":"2000","journal-title":"IEEE Journal Solid-State Circuits"},{"key":"ref1","article-title":"Energy minimization of system pipelines using multiple voltages","author":"qu","year":"1999","journal-title":"Proc IEEE International Symposium on Circuits and Systems"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/ASYNC.2001.914068"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1109\/EURDAC.1996.558219"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.1109\/4.705359"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/4.661212"},{"year":"0","author":"tierno","article-title":"A 1.3 GSample\/s 10-tap full-rate variable-latency self-timed FIR with clocked interfaces","key":"ref23"},{"key":"ref26","article-title":"On-chip voltage down converter for low-power digital systme","volume":"45","author":"jou","year":"1998","journal-title":"IEEE Transactions on Circuits and Systems II Analog and Digital Signal Processing"},{"doi-asserted-by":"publisher","key":"ref25","DOI":"10.1109\/4.701230"}],"event":{"acronym":"ASYNC-03","name":"Ninth International Symposium on Asynchronous Circuits and Systems","location":"Vancouver, BC, Canada"},"container-title":["Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8538\/26997\/01199181.pdf?arnumber=1199181","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,25]],"date-time":"2020-03-25T22:30:53Z","timestamp":1585175453000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1199181\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":34,"URL":"https:\/\/doi.org\/10.1109\/async.2003.1199181","relation":{},"subject":[]}}