{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:24:01Z","timestamp":1729671841452,"version":"3.28.0"},"reference-count":42,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2004.1299294","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"125-134","source":"Crossref","is-referenced-by-count":6,"title":["A general purpose behavioural asynchronous synthesis system"],"prefix":"10.1109","author":[{"given":"M.","family":"Sacker","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.D.","family":"Brown","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.R.","family":"Wilson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.J.","family":"Rushton","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"118","DOI":"10.1109\/43.743715","article-title":"Automatic synthesis of extended burst-mode circuits: Part II (automatic synthesis)","volume":"18","author":"yun","year":"1999","journal-title":"IEEE Transactions on Computer Aided Design"},{"journal-title":"A Behavioural VHDL synthesis system using data path optimisation","year":"1997","author":"williams","key":"35"},{"key":"17","article-title":"MINIMALIST: An environment for the synthesis, verification and testability of burst-mode asynchronous machines","volume":"cucs 20 99","author":"fuhrer","year":"1999","journal-title":"Technical Report"},{"key":"36","first-page":"249","article-title":"Hierarchical module expansion in a VHDL behavioural synthesis system","author":"brown","year":"2001","journal-title":"System on Chip Design Languages"},{"key":"18","doi-asserted-by":"crossref","first-page":"101","DOI":"10.1109\/43.743711","article-title":"Automatic synthesis of extended burst-mode circuits: Part I (specification and hazard-free implementations)","volume":"18","author":"yun","year":"1999","journal-title":"IEEE Transactions on Computer Aided Design"},{"journal-title":"Mentor Graphics","article-title":"Monet","year":"1998","key":"33"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"34","article-title":"The MOODS behavioural synthesis system","author":"brown","year":"2000","journal-title":"Forum on Design Languages"},{"key":"16","article-title":"Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers","author":"cortadella","year":"1996","journal-title":"Technical Report"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1109\/92.502196"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1994.282880"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669513"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.31522"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587140"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1269993"},{"journal-title":"Implementing Balsa Handshake Circuits","year":"2000","author":"bardsley","key":"21"},{"key":"20","article-title":"The balsa asynchronous circuit synthesis system","author":"bardsley","year":"2000","journal-title":"Forum on Design Languages"},{"journal-title":"The Programmable Logic Data Book","year":"2000","key":"42"},{"key":"41","article-title":"Designing DES with MOODS","author":"rushton","year":"2001","journal-title":"internal report"},{"journal-title":"Schaum s Outline Series Mathmatical Handbook of Formulas and Tables","year":"1968","author":"spiegel","key":"40"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370339"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000310"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587180"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836975"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836983"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655835"},{"key":"28","article-title":"Transformations for the synthesis and optimization of asynchronous distributed control","author":"theobald","year":"2001","journal-title":"Design Automation Conference"},{"journal-title":"Architectural-Level Synthesis of Asynchronous Systems","year":"1998","author":"bachman","key":"29"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1002\/0471224146"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/5.362752"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585286"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781284"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808566"},{"key":"7","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1049\/ip-g-2.1993.0043","article-title":"multiple objective optimisation in a behavioural synthesis system","volume":"140","author":"baker","year":"1993","journal-title":"Circuits Devices and Systems IEE Proceedings G"},{"key":"6","doi-asserted-by":"crossref","first-page":"383","DOI":"10.1049\/ip-cdt:20000807","article-title":"Simultaneous optimisation of dynamic power, area and delay in behavioural synthesis","volume":"147","author":"williams","year":"2000","journal-title":"IEE Proceedings on Computers and Digital Techniques"},{"journal-title":"Synopsys","article-title":"Behavioral compiler user guide","year":"2000","key":"32"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/43.931000"},{"key":"31","article-title":"A concurrent model for de-synchronization","author":"cortadella","year":"2003","journal-title":"International Workshop on Logic Synthesis"},{"key":"4","doi-asserted-by":"crossref","first-page":"47","DOI":"10.1109\/43.559331","article-title":"Online testing of statically and dynamically scheduled synthesized systems","volume":"16","author":"brown","year":"1997","journal-title":"IEEE Transactions on Computer Aided Design"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"9"},{"key":"8","article-title":"Tutorial on high-level synthesis","author":"mcfarland","year":"1988","journal-title":"Design Automation Conference"}],"event":{"name":"10th International Symposium on Asynchronous Circuits and Systems, 2004.","location":"Crete, Greece"},"container-title":["10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9094\/28866\/01299294.pdf?arnumber=1299294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:23Z","timestamp":1497585443000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299294\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":42,"URL":"https:\/\/doi.org\/10.1109\/async.2004.1299294","relation":{},"subject":[]}}