{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:59:15Z","timestamp":1742396355217},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2004.1299297","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"159-169","source":"Crossref","is-referenced-by-count":20,"title":["Hiding synchronization delays in a GALS processor microarchitecture"],"prefix":"10.1109","author":[{"given":"G.","family":"Semeraro","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.H.","family":"Albonesi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Magklis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.L.","family":"Scott","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.G.","family":"Dropsho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Dwarkadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2002.1176263"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634845"},{"key":"17","article-title":"Crossing the synchronous-asynchronous divide","author":"nystro?m","year":"2002","journal-title":"Workshop on Complexity-Effective Design"},{"key":"23","article-title":"Asynchronous communication mechanisms using self-timed circuits","author":"xia","year":"2000","journal-title":"Proceedings of the 6th IEEE International Symposium on Advanced Research in Asynchronous Circuits and Systems"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/12.2252"},{"key":"15","first-page":"50","article-title":"Evaluating benefits of globally asynchronous locally synchronous VLSI architecture","author":"meincke","year":"1998","journal-title":"Proceedings of the 16th NORCHIP Conference"},{"key":"16","article-title":"Channel communication between independent clock domains","author":"moore","year":"2001","journal-title":"First ACiD-WG Workshop of the European Commission's Fifth Framework Programme"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727028"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1145\/871656.859621","article-title":"Profile-based dynamic voltage and frequency scaling for a multiple clock domain microprocessor","author":"magklis","year":"2003","journal-title":"Proc International Symposium on Computer Architecture"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"12","article-title":"Circuit implementation of a 600 MHz superscalar RISC microprocessor","author":"kessler","year":"1998","journal-title":"Proceedings of the International Conference on Computer Design"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.837017"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781284"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995696"},{"key":"2","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/4.726547"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003573"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935470"},{"key":"6","article-title":"Low-latency asynchronous FIFO's using token rings","author":"chelcea","year":"2000","journal-title":"Proceedings of the 6th IEEE International Symposium on Advanced Research in Asynchronous Circuits and Systems"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2000.844540"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"9","article-title":"LongRun? power management","author":"fleischmann","year":"2001","journal-title":"Technical Report"},{"key":"8","article-title":"Circuit design of XScale? microprocessors","author":"clark","year":"2001","journal-title":"2007 Symposium on VLSI Circuits Short Course on Physical Design for Low-Power and High-performance Microprocessor Circuits"}],"event":{"name":"10th International Symposium on Asynchronous Circuits and Systems, 2004.","location":"Crete, Greece"},"container-title":["10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9094\/28866\/01299297.pdf?arnumber=1299297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:23Z","timestamp":1497585443000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/async.2004.1299297","relation":{},"subject":[]}}