{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T21:04:44Z","timestamp":1764363884266,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/async.2004.1299304","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T14:19:45Z","timestamp":1086877185000},"page":"207-215","source":"Crossref","is-referenced-by-count":8,"title":["An asynchronous, iterative implementation of the original booth multiplication algorithm"],"prefix":"10.1109","author":[{"given":"A.","family":"Efthymiou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Suntiamorntut","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Garside","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.E.M.","family":"Brackenbury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587176"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587174"},{"journal-title":"Arithmetic and control components for an asynchronous microprocessor","year":"1997","author":"liu","key":"10"},{"key":"1","first-page":"181","article-title":"A CMOS VLSI implementation of an asynchronous ALU","volume":"a 28","author":"garside","year":"1993","journal-title":"Asynchronous Design Methodologies Volume A-28 of IFIP Transactions"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"key":"6","article-title":"A 32\ufffd32 self-timed multiplier with early completion","author":"kim","year":"1999","journal-title":"Proc AP-ASIC IEEE"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.2001.915560"},{"key":"4","first-page":"429","article-title":"A self-timed multiplier using conditional evaluation","author":"bartlett","year":"1998","journal-title":"Power and Timing Modeling Optimization and Simulation"},{"key":"9","first-page":"206","article-title":"How to achieve worst-case performance","author":"greenstreet","year":"2001","journal-title":"Proc International Symposium on Advanced Research in Asynchronous Circuits and Systems"},{"journal-title":"Computer Arithmetic Algorithms and Hardware Designs","year":"2000","author":"parhami","key":"8"}],"event":{"name":"10th International Symposium on Asynchronous Circuits and Systems, 2004.","location":"Crete, Greece"},"container-title":["10th International Symposium on Asynchronous Circuits and Systems, 2004. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9094\/28866\/01299304.pdf?arnumber=1299304","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T00:46:25Z","timestamp":1489452385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299304\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/async.2004.1299304","relation":{},"subject":[]}}