{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:34:54Z","timestamp":1772724894652,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/async.2016.13","type":"proceedings-article","created":{"date-parts":[[2016,10,6]],"date-time":"2016-10-06T18:03:26Z","timestamp":1475777006000},"page":"75-82","source":"Crossref","is-referenced-by-count":12,"title":["Modeling and Analysis of Power Supply Noise Tolerance with Fine-Grained GALS Adaptive Clocks"],"prefix":"10.1109","author":[{"given":"Divya Akella","family":"Kamakshi","sequence":"first","affiliation":[]},{"given":"Matthew","family":"Fojtik","sequence":"additional","affiliation":[]},{"given":"Brucek","family":"Khailany","sequence":"additional","affiliation":[]},{"given":"Sudhir","family":"Kudva","sequence":"additional","affiliation":[]},{"given":"Yaping","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Benton H.","family":"Calhoun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2237972"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243807"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853199"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EPEPS.2014.7103579"},{"key":"ref14","year":"0","journal-title":"Whitepaper Nvidias Next Generation Cuda Compute Architecture Kepler gk110"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364663"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627605"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISEMC.2013.6670530"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/946710"},{"key":"ref4","first-page":"50","article-title":"Globally-asynchronous locally-synchronous systems","volume":"1","author":"chapiro","year":"1984"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357159"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757356"},{"key":"ref5","first-page":"96","article-title":"Power 8: A 12-core server-class processor in 22nm soi with 7.6tb\/s off-chip bandwidth","author":"fluhr","year":"2014","journal-title":"Proc IEEE International Solid State Circuits Conference"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2316919"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2014023"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757358"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.9"}],"event":{"name":"2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","location":"Porto Alegre, Brazil","start":{"date-parts":[[2016,5,8]]},"end":{"date-parts":[[2016,5,11]]}},"container-title":["2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7584313\/7584876\/07584895.pdf?arnumber=7584895","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T09:53:02Z","timestamp":1479289982000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7584895\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/async.2016.13","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}