{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:04:41Z","timestamp":1751094281990,"version":"3.37.3"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T00:00:00Z","timestamp":1689465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T00:00:00Z","timestamp":1689465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100000781","name":"European Research Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000781","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,16]]},"DOI":"10.1109\/async58294.2023.10239574","type":"proceedings-article","created":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T17:24:13Z","timestamp":1694021053000},"page":"89-98","source":"Crossref","is-referenced-by-count":3,"title":["Core Interface Optimization for Multi-core Neuromorphic Processors"],"prefix":"10.1109","author":[{"given":"Zhe","family":"Su","sequence":"first","affiliation":[{"name":"Institute of Neuroinformatics University of Zurich and ETH Zurich,Zurich,Switzerland"}]},{"given":"Hyunjung","family":"Hwang","sequence":"additional","affiliation":[{"name":"ETH Zurich,Zurich,Switzerland"}]},{"given":"Tristan","family":"Torchet","sequence":"additional","affiliation":[{"name":"ETH Zurich,Zurich,Switzerland"}]},{"given":"Giacomo","family":"Indiveri","sequence":"additional","affiliation":[{"name":"Institute of Neuroinformatics University of Zurich and ETH Zurich,Zurich,Switzerland"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3043186"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.21"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2022.3169819"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.842110"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC48570.2021.00010"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS54905.2022.9948653"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313954"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2017.22"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.079"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"7","DOI":"10.1007\/BF02108186","article-title":"Selftimed logic using current-sensing completion detection (CSCD)","volume":"7","author":"dean","year":"1994","journal-title":"Journal of VLSI Signal Processing Systems for Signal Image and Video Technology"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3035575"},{"article-title":"Event-based neuromorphic systems","year":"2014","author":"liu","key":"ref7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3002790"},{"key":"ref4","first-page":"1","article-title":"Hierarchical address event routing for reconfigurable large-scale neuromorphic systems","author":"park","year":"2016","journal-title":"IEEE Transactions on Neural Networks and Learning Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1109\/MM.2018.112130359","article-title":"Loihi: A neuromorphic manycore processor with on-chip learning","volume":"38","author":"davies","year":"2018","journal-title":"IEEE Micro"}],"event":{"name":"2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","start":{"date-parts":[[2023,7,16]]},"location":"Beijing, China","end":{"date-parts":[[2023,7,19]]}},"container-title":["2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10239548\/10239555\/10239574.pdf?arnumber=10239574","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T18:02:48Z","timestamp":1695664968000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10239574\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,16]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/async58294.2023.10239574","relation":{},"subject":[],"published":{"date-parts":[[2023,7,16]]}}}