{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:43:11Z","timestamp":1740102191825,"version":"3.37.3"},"reference-count":28,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T00:00:00Z","timestamp":1689465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T00:00:00Z","timestamp":1689465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002428","name":"Austrian Science Fund","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002428","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,16]]},"DOI":"10.1109\/async58294.2023.10239589","type":"proceedings-article","created":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T17:24:13Z","timestamp":1694021053000},"page":"48-57","source":"Crossref","is-referenced-by-count":0,"title":["\u03b6: A Novel Approach for Mitigating Single Event Transient Effects in Quasi Delay Insensitive Logic"],"prefix":"10.1109","author":[{"given":"Zaheer","family":"Tabassam","sequence":"first","affiliation":[{"name":"Institute for Computer Engineering TU Wien,Vienna,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Steininger","sequence":"additional","affiliation":[{"name":"Institute for Computer Engineering TU Wien,Vienna,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Robert","family":"Najvirt","sequence":"additional","affiliation":[{"name":"Institute for Computer Engineering TU Wien,Vienna,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Huemer","sequence":"additional","affiliation":[{"name":"Institute for Computer Engineering TU Wien,Vienna,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.33"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311875"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065805"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319669"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2998911"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173531"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.30"},{"article-title":"Fault-tolerant systems","year":"2020","author":"koren","key":"ref1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.18"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2007.5"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/Austrochip51129.2020.9232985"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC48570.2021.00012"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DSD57027.2022.00093"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DFT56152.2022.9962344"},{"key":"ref26","article-title":"Introduction to Asynchronous Circuit Design","author":"sparso","year":"2020","journal-title":"DTU Compute"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DSD53832.2021.00087"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011554"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-016-5619-8"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292042"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2009.07.032"},{"year":"2014","key":"ref27","article-title":"Silvaco open-cell 15nm library v0.1 2014 06 from si2"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341536"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC49171.2020.00020"},{"key":"ref4","article-title":"Quantitative comparison of the sensitivity of delay-insensitive design templates to transient faults","author":"behal","year":"2021","journal-title":"Master's thesis TU Wien"},{"key":"ref3","article-title":"Contributions to efficiency and robustness of quasi delayinsensitive circuits","author":"huemer","year":"2022","journal-title":"Ph D Dissertation"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.30"},{"key":"ref5","article-title":"A soft-error-tolerant asynchronous microcontroller","author":"jang","year":"2007","journal-title":"in 13th NASA Symposium on VLSI Design Citeseer"}],"event":{"name":"2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","start":{"date-parts":[[2023,7,16]]},"location":"Beijing, China","end":{"date-parts":[[2023,7,19]]}},"container-title":["2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10239548\/10239555\/10239589.pdf?arnumber=10239589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T18:02:41Z","timestamp":1695664961000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10239589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,16]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/async58294.2023.10239589","relation":{},"subject":[],"published":{"date-parts":[[2023,7,16]]}}}