{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:31:39Z","timestamp":1747805499581,"version":"3.28.0"},"reference-count":44,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T00:00:00Z","timestamp":1689465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,7,16]],"date-time":"2023-07-16T00:00:00Z","timestamp":1689465600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,7,16]]},"DOI":"10.1109\/async58294.2023.10239640","type":"proceedings-article","created":{"date-parts":[[2023,9,6]],"date-time":"2023-09-06T17:24:13Z","timestamp":1694021053000},"page":"78-88","source":"Crossref","is-referenced-by-count":1,"title":["Verification-Driven Design for Asynchronous VLSI"],"prefix":"10.1109","author":[{"given":"Xiang","family":"Wu","sequence":"first","affiliation":[{"name":"Yale University,New Haven,CT,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajit","family":"Manohar","sequence":"additional","affiliation":[{"name":"Yale University,New Haven,CT,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0015727"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2019.00022"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-015-0366-1"},{"article-title":"Dataloop-free self-timed circuit verification","year":"2018","author":"chau","key":"ref34"},{"key":"ref15","article-title":"Compilers: principles, techniques, and tools","volume":"2","author":"aho","year":"2007"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3485494"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/390013.808479"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3437992.3439916"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3385965"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737965"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-006-0204-6"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542513"},{"key":"ref32","first-page":"35","article-title":"A formal hdl and its use in the fm9001 verification","volume":"339","author":"hunt","year":"1992","journal-title":"Philosophical Transactions of the Royal Society of London Series A Physical and Engineering Sciences"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01933419"},{"article-title":"HDL chip design: A practical guide for designing, synthesizing and simulating ASICs and FPGAs using VHDL or Verilog","year":"1998","author":"smith","key":"ref1"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1995376.1995394"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2314392"},{"article-title":"A discipline of programming","year":"1976","author":"dijkstra","key":"ref16"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2978242"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"article-title":"Extended static checking","year":"1998","author":"detlefs","key":"ref18"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/BF01383968"},{"key":"ref23","article-title":"Replacing testing with formal verification in intel core i7 processor execution engine validation","author":"kaivola","year":"2009","journal-title":"CAV"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0054170"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2737924.2737967"},{"article-title":"The RISC-V instruction set manual, volume I: user-level","year":"2019","author":"waterman","key":"ref20"},{"key":"ref42","article-title":"Analysis and optimization of explicity parallel programs using the parallel program graph representation","author":"sarkar","year":"1997","journal-title":"in International Workshop on Languages and Compilers for Parallel Computing (LCPC)"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/940071.940096"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-58179-0_44"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/143369.143415"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1999.761528"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/71.298205"},{"key":"ref28","article-title":"Data independent induction: Csp model checking of arbitrary sized networks","author":"creese","year":"2001","journal-title":"Ph D Dissertation"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-54862-8_13"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3110268"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.21236\/ADA447033"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/360933.360975"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2013.10"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/BF01660034"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/357980.358010"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359585"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2008.ECP.22"}],"event":{"name":"2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)","start":{"date-parts":[[2023,7,16]]},"location":"Beijing, China","end":{"date-parts":[[2023,7,19]]}},"container-title":["2023 28th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10239548\/10239555\/10239640.pdf?arnumber=10239640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T18:02:36Z","timestamp":1695664956000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10239640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,7,16]]},"references-count":44,"URL":"https:\/\/doi.org\/10.1109\/async58294.2023.10239640","relation":{},"subject":[],"published":{"date-parts":[[2023,7,16]]}}}