{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T06:16:49Z","timestamp":1783491409112,"version":"3.55.0"},"reference-count":43,"publisher":"IEEE","license":[{"start":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:00:00Z","timestamp":1780444800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:00:00Z","timestamp":1780444800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100014013","name":"UK Research and Innovation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100014013","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026,6,3]]},"DOI":"10.1109\/async69614.2026.00015","type":"proceedings-article","created":{"date-parts":[[2026,7,7]],"date-time":"2026-07-07T19:43:21Z","timestamp":1783453401000},"page":"36-44","source":"Crossref","is-referenced-by-count":0,"title":["A Test Architecture for Bundled-Data Asynchronous NoC Switches Using Commercial ATPG Tools"],"prefix":"10.1109","author":[{"given":"Iordana","family":"Gaisidou","sequence":"first","affiliation":[{"name":"University of Thessaly,Dep. of Electrical and Computer Engineering,Volos,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giuseppe","family":"Chessa","sequence":"additional","affiliation":[{"name":"University of Manchester,Dep. of Computer Science,Manchester,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giannis","family":"Giannoulas","sequence":"additional","affiliation":[{"name":"University of Thessaly,Dep. of Electrical and Computer Engineering,Volos,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Artur","family":"Jutman","sequence":"additional","affiliation":[{"name":"Tallinn University of Technology,Department of Computer Systems,Tallinn,Estonia"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Davide","family":"Bertozzi","sequence":"additional","affiliation":[{"name":"University of Manchester,Dep. of Computer Science,Manchester,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christos","family":"Sotiriou","sequence":"additional","affiliation":[{"name":"University of Thessaly,Dep. of Electrical and Computer Engineering,Volos,Greece"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2611497"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3036341"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.112130359"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2024.3433427"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2017.2759700"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-024-47811-6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1088\/2634-4386\/abf150"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00012-5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ECCTD.2015.7300128"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.20"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1049\/PBCS061E_ch7","article-title":"Design and test of high-speed asynchronous circuits","volume-title":"Asynchronous Circuit Applications","author":"Roncken","year":"2019"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.15760\/etd.6121"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44778.2020.9325261"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/b117406"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1023\/A:1024687809014"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000306"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268924"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2013470"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.862722"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041834"},{"key":"ref22","first-page":"397","article-title":"Synchronous full-scan for asynchronous handshake circuits","volume-title":"Journal of Electronic Testing","volume":"19","author":"te Beest","year":"2003"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2589548"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351515"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/WCADM.1995.514652"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/43.736191"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2000.836798"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2005.22"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579332"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041834"},{"key":"ref31","first-page":"219","article-title":"Testing the blade resilient asynchronous template","volume-title":"Analog Integrated Circuits and Signal Processing","volume":"106","author":"Kuentzer","year":"2020"},{"key":"ref32","first-page":"16","article-title":"Chain: A delay-insensitive chip area interconnect","volume-title":"IEEE Micro","volume":"22","author":"Bainbridge","year":"2002"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457239"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2017.49"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2024.3433427"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2016.7579330"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2405614"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2149870"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.24"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000306"},{"key":"ref42","first-page":"308","year":"2025","journal-title":"Fusion Compiler\u2122 Design-for-Test User Guide"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.079"}],"event":{"name":"2026 30th International Symposium on Asynchronous Circuits and Systems (ASYNC)","location":"Kgs. Lyngby (Copenhagen), Denmark","start":{"date-parts":[[2026,6,3]]},"end":{"date-parts":[[2026,6,5]]}},"container-title":["2026 30th International Symposium on Asynchronous Circuits and Systems (ASYNC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11594429\/11594446\/11594482.pdf?arnumber=11594482","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,7,8]],"date-time":"2026-07-08T05:43:30Z","timestamp":1783489410000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11594482\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,3]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/async69614.2026.00015","relation":{},"subject":[],"published":{"date-parts":[[2026,6,3]]}}}