{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T05:34:33Z","timestamp":1734068073343,"version":"3.30.2"},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ats.2002.1181685","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T15:35:00Z","timestamp":1056641700000},"page":"55-60","source":"Crossref","is-referenced-by-count":2,"title":["A state reduction method for non-scan based FSM testing with don't care inputs identification technique"],"prefix":"10.1109","author":[{"given":"T.","family":"Hosokawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Date","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Muraoka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/TEST.1991.519695"},{"key":"ref3","first-page":"485","article-title":"Design for testability strategies using full\/partial scan designs and test point insertions to reduce test application times","author":"hoeokawa","year":"2001","journal-title":"Proc of Asia and South Pacific Design Automation Conference"},{"year":"1979","author":"oarey","journal-title":"Computer and intractability","key":"ref10"},{"key":"ref6","first-page":"331","article-title":"A OFT Method for RTL Circuits to Achieve Complete Fault Efficiency Based on Fixed-control Testability","author":"ohtake","year":"2001","journal-title":"Proc of Asia and South Pacific Design Automation Conference"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/43.124404"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1145\/368434.368825","article-title":"A Non-Scan DFT Method at Register-Transfer Level to Achieve Complete Fault Efficiency","author":"ohtake","year":"2000","journal-title":"Proc of Asia and South Pacific Design Automation Conference"},{"key":"ref12","article-title":"Logic synthesis and optimization benchmarks user guide","author":"yang","year":"1999","journal-title":"Technical Report 1991-1WLS-UO-Saeyang"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ATS.1999.810761"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ATS.1998.741615"},{"year":"1995","author":"abramovici","journal-title":"Digital Systems Testing and Testable Design","key":"ref2"},{"key":"ref9","first-page":"364","article-title":"On Identifying Don't Care Inputs of Test Patterns for Combinstiooal Circuits","author":"kajihara","year":"2001","journal-title":"Proc of Intl Conf of CAD"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4317.001.0001","author":"fujiwara","year":"1985","journal-title":"Logic Testing and Design for Testability"}],"event":{"acronym":"ATS-02","name":"Eleventh Asian Test Symposium","location":"Guam, USA"},"container-title":["Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8413\/26519\/01181685.pdf?arnumber=1181685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,13]],"date-time":"2024-12-13T02:26:00Z","timestamp":1734056760000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1181685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ats.2002.1181685","relation":{},"subject":[]}}