{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T12:34:05Z","timestamp":1756384445995},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ats.2002.1181693","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T11:35:00Z","timestamp":1056627300000},"page":"92-97","source":"Crossref","is-referenced-by-count":23,"title":["Specification and design of a new memory fault simulator"],"prefix":"10.1109","author":[{"given":"A.","family":"Benso","sequence":"first","affiliation":[]},{"given":"S.","family":"Di Carlo","sequence":"additional","affiliation":[]},{"given":"G.","family":"Di Natale","sequence":"additional","affiliation":[]},{"given":"P.","family":"Prinetto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"72","author":"caprara","year":"1996","journal-title":"A Heuristic Algorithm for the Set Covering Problem 5th International IPCO Conference"},{"journal-title":"An Optimal Algorithm for the Automatic Generation of March Tests IEEE Design Automation and Test Conference in Europe (DATE 2002)","year":"2002","author":"benso","key":"ref11"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"334","DOI":"10.1109\/ATS.1998.741635","author":"vollrath","year":"1998","journal-title":"Power Analysis of DRAMs 7th Asian Test Symposium (ATS '98)"},{"key":"ref13","first-page":"95","author":"hamdioui","year":"2002","journal-title":"a Test for All Static Simple RAM Faults Memory Technology Design and Testing Workshop (MTDT'02)"},{"key":"ref4","first-page":"165","author":"wu","year":"1999","journal-title":"RAMSES a fast memory fault simulator International Symposium on Defect and Fault Tolerance in VLSI Systems"},{"journal-title":"Simulation and Development of Short Transparent Tests for RAM IEEE 10th Asian Test Symposium (ATS 2001)","year":"2001","author":"demidenko","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF00134732"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/BF00137391"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2000.868624"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.528034"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1991","author":"van de goor","key":"ref2"},{"key":"ref1","first-page":"11","article-title":"Progress in digital integrated electronics","author":"moore","year":"1975","journal-title":"Proc IEEE IEDM"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743139"}],"event":{"name":"Eleventh Asian Test Symposium","acronym":"ATS-02","location":"Guam, USA"},"container-title":["Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8413\/26519\/01181693.pdf?arnumber=1181693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:46:27Z","timestamp":1497552387000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1181693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ats.2002.1181693","relation":{},"subject":[]}}