{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:35:06Z","timestamp":1725532506098},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ats.2002.1181728","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T15:35:00Z","timestamp":1056641700000},"page":"305-310","source":"Crossref","is-referenced-by-count":3,"title":["A SoC test strategy based on a non-scan DFT method"],"prefix":"10.1109","author":[{"given":"H.","family":"Date","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Hosokawa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Muraoka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"485","article-title":"Design for testability strategies using full\/partial scan designs and test point insertions to reduce test application times","author":"hosokawa","year":"2001","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"article-title":"Digital systems testing and testable design","year":"1990","author":"abramovici","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011161"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1995.528807"},{"key":"ref11","article-title":"A Non-scan DFT Method using Functional Information of Operational Modules","author":"date","year":"2001","journal-title":"Proc of WRTLT05"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557123"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1998.741615"},{"key":"ref8","first-page":"331","article-title":"A DFT method for RTL circuits to achieve complete fault efficiency based on fixed-control testability","author":"ohtake","year":"2001","journal-title":"Proc Asia South Pacific Design Automation Conf 2000"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812625"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4317.001.0001","article-title":"Logic testing and design for testability","author":"fujiwara","year":"1985"},{"key":"ref9","first-page":"329","article-title":"A design for testability for RTL circuits using control\/dataflow extraction","author":"ghosh","year":"1996","journal-title":"Proc IEEE\/ACM Int Conf on CAD"},{"key":"ref1","article-title":"VCore Based Design Technology for the Next Generation","author":"muraoka","year":"2001","journal-title":"Proc of WRTLT05"}],"event":{"name":"Eleventh Asian Test Symposium","acronym":"ATS-02","location":"Guam, USA"},"container-title":["Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8413\/26519\/01181728.pdf?arnumber=1181728","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T03:53:16Z","timestamp":1585021996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1181728\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ats.2002.1181728","relation":{},"subject":[]}}