{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:27:51Z","timestamp":1725406071702},"reference-count":12,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ats.2002.1181738","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T11:35:00Z","timestamp":1056627300000},"page":"362-367","source":"Crossref","is-referenced-by-count":3,"title":["Effective error diagnosis for RTL designs in HDLs"],"prefix":"10.1109","author":[{"family":"Tai-Ying Jiang","sequence":"first","affiliation":[]},{"given":"C.-N.J.","family":"Liu","sequence":"additional","affiliation":[]},{"family":"Jing-Yang Jou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"126","article-title":"Incremental synthesis","author":"brand","year":"1992","journal-title":"Proc of the Intl Conference on Computer Aided Design"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"503","DOI":"10.1145\/157485.165003","article-title":"diagnosis and correction of logic design errors in digital circuits","author":"chung","year":"1993","journal-title":"30th ACM\/IEEE Design Automation Conference"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878324"},{"key":"ref6","first-page":"464","article-title":"Efficient automatic diagnosis of digital circuits","author":"liaw","year":"1990","journal-title":"Proceeding Intl Conference on Computer Aided Design"},{"key":"ref11","first-page":"436","article-title":"Hierarchical error diagnosis targeting RTL circuit","author":"boppana","year":"2000","journal-title":"Proceedings of the International Conference on VLSI Design"},{"key":"ref5","first-page":"974","article-title":"Error tracer: a fault simulation-based approach to design error diagnosis","author":"huang","year":"1997","journal-title":"IEEE Intl Test Conference"},{"key":"ref12","first-page":"1010","article-title":"Towards an Automatic Diagnosis for High-level Validation","author":"maisaa","year":"1998","journal-title":"Proceedings of The International Test Conference"},{"key":"ref8","first-page":"212","article-title":"Rectification of multiple logic design errors","author":"tomita","year":"1994","journal-title":"Proc ACM\/IEEE DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129955"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.3141"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.784125"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EUASIC.1992.228029"}],"event":{"name":"Eleventh Asian Test Symposium","acronym":"ATS-02","location":"Guam, USA"},"container-title":["Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8413\/26519\/01181738.pdf?arnumber=1181738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:46:27Z","timestamp":1497552387000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1181738\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ats.2002.1181738","relation":{},"subject":[]}}