{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T11:01:45Z","timestamp":1730199705158,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/ats.2002.1181748","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T15:35:00Z","timestamp":1056641700000},"page":"423-428","source":"Crossref","is-referenced-by-count":0,"title":["Test time reduction for I\/sub DDQ\/ testing by arranging test vectors"],"prefix":"10.1109","author":[{"given":"H.","family":"Yotsuyanagi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Hashizume","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Tamesada","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527913"},{"key":"ref3","first-page":"305","article-title":"Design of Testing Circuit and Test Generation for Built-in Current Testing","volume":"j75 d i","author":"miura","year":"1992","journal-title":"Trans IEICE"},{"key":"ref6","first-page":"327","article-title":"A High Speed IDDQ Sensor for Low-Voltage ICs","author":"hashizume","year":"1998","journal-title":"Proc ATS"},{"key":"ref5","first-page":"367","article-title":"A Test Input Sequence for Test Reduction of IDDQ Testing","author":"ohnishi","year":"2000","journal-title":"Proc ITC-CCSC"},{"key":"ref8","first-page":"111","article-title":"IDDQ Sensing Technique for High Speed IDDQ Testing","author":"takeda","year":"2001","journal-title":"Proc ATS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893647"},{"key":"ref2","article-title":"IDDQ Testing: A Review","volume":"3","author":"soden","year":"1992","journal-title":"J of Electronic Testing Theory and Applications (JETTA)"},{"article-title":"Bridging Faults and IDDQ Testing","year":"1992","author":"malaiya","key":"ref1"}],"event":{"name":"Eleventh Asian Test Symposium","acronym":"ATS-02","location":"Guam, USA"},"container-title":["Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8413\/26519\/01181748.pdf?arnumber=1181748","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T00:18:54Z","timestamp":1489450734000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1181748\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/ats.2002.1181748","relation":{},"subject":[]}}