{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,12]],"date-time":"2025-11-12T18:44:40Z","timestamp":1762973080081,"version":"3.45.0"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/ats.2003.1250778","type":"proceedings-article","created":{"date-parts":[[2004,3,30]],"date-time":"2004-03-30T17:17:26Z","timestamp":1080667046000},"page":"28-31","source":"Crossref","is-referenced-by-count":0,"title":["Implementation of memory tester consisting of SRAM-based reconfigurable cells"],"prefix":"10.1109","author":[{"family":"Yamagata","sequence":"first","affiliation":[{"name":"Graduate Sch. of Eng., Tokyo Metropolitan Univ., Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ichino","sequence":"additional","affiliation":[{"name":"Graduate Sch. of Eng., Tokyo Metropolitan Univ., Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Arai","sequence":"additional","affiliation":[{"name":"Graduate Sch. of Eng., Tokyo Metropolitan Univ., Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Fukumoto","sequence":"additional","affiliation":[{"name":"Graduate Sch. of Eng., Tokyo Metropolitan Univ., Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Iwasaki","sequence":"additional","affiliation":[{"name":"Graduate Sch. of Eng., Tokyo Metropolitan Univ., Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sato","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Itabashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Murai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Otsuka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894248"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.199799"},{"key":"ref6","first-page":"38","article-title":"Memory-Based Reconfigurable Chip Architecture and Its RT-Level BIST","author":"yamada","year":"2001","journal-title":"2001 Workshop on RTL ATPG & DFT"},{"key":"ref5","first-page":"291","article-title":"Simulation-Based Test Algorithm Generation for Random Access Memories","author":"wu","year":"2000","journal-title":"18th VLSI Test Symposium"},{"journal-title":"Testing Semiconductor Memories","year":"1991","author":"van de goor","key":"ref2"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2001","key":"ref1"}],"event":{"name":"Proceedings of the Twelfth Asian Symposium, ATS 2003","start":{"date-parts":[[2003,11,16]]},"location":"Xi'an, China","end":{"date-parts":[[2003,11,19]]}},"container-title":["2003 Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8853\/27997\/01250778.pdf?arnumber=1250778","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,12]],"date-time":"2025-11-12T18:39:56Z","timestamp":1762972796000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1250778\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/ats.2003.1250778","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}