{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T23:47:40Z","timestamp":1729640860398,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/ats.2003.1250784","type":"proceedings-article","created":{"date-parts":[[2004,3,30]],"date-time":"2004-03-30T17:17:26Z","timestamp":1080667046000},"page":"64-67","source":"Crossref","is-referenced-by-count":0,"title":["On estimation of fault efficiency for path delay faults"],"prefix":"10.1109","author":[{"family":"Fukunaga","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kajihara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Takeoka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1993.470604"},{"key":"ref3","first-page":"342","article-title":"Model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Int'l Test Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643605"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1997.567965"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766659"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217517"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894227"},{"key":"ref8","first-page":"992","article-title":"Efficient Identification of Non-Robustly Untestable Path Delay Faults","author":"li","year":"1997","journal-title":"Int'l Test Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643606"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"56","DOI":"10.1109\/43.21819","article-title":"On Path Selection in Combinational Logic Circuits","volume":"8","author":"li","year":"1989","journal-title":"IEEE Trans CAD"},{"journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits","year":"2000","author":"bushnell","key":"ref1"}],"event":{"name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","start":{"date-parts":[[2003,11,19]]},"location":"Xi'an, China","end":{"date-parts":[[2003,11,19]]}},"container-title":["Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8853\/27997\/01250784.pdf?arnumber=1250784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:35:17Z","timestamp":1497573317000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ats.2003.1250784","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}