{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T18:10:20Z","timestamp":1769537420976,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/ats.2003.1250797","type":"proceedings-article","created":{"date-parts":[[2004,3,30]],"date-time":"2004-03-30T17:17:26Z","timestamp":1080667046000},"page":"130-135","source":"Crossref","is-referenced-by-count":0,"title":["A method of test plan grouping to shorten test length for RTL data paths under a test controller area constraint"],"prefix":"10.1109","author":[{"family":"Hosokawa","sequence":"first","affiliation":[{"name":"Design Technol. Dev. Dept., STARC, Yokohama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Date","sequence":"additional","affiliation":[{"name":"Design Technol. Dev. Dept., STARC, Yokohama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Miyazaki","sequence":"additional","affiliation":[{"name":"Design Technol. Dev. Dept., STARC, Yokohama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Muraoka","sequence":"additional","affiliation":[{"name":"Design Technol. Dev. Dept., STARC, Yokohama, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Fujiwara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519695"},{"key":"ref3","first-page":"485","article-title":"Design for testability strategies using full\/partial scan designs and test point insertions to reduce test application times","author":"hosokawa","year":"2001","journal-title":"Proc of Asia and South Pacific Design Automation Conference"},{"key":"ref10","first-page":"128","article-title":"A design for hierarchical testability for RTL data paths using extended data flow graphs","author":"nagai","year":"2001","journal-title":"Proc of Workshop on RTLATPG & DFT (WRTLT)"},{"key":"ref6","first-page":"331","article-title":"A DFT Method for RTL Circuits to Achieve Complete Fault Efficiency Based on Fixed-control Testability","author":"ohtake","year":"2001","journal-title":"Proc of Asia and South Pacific Design Automation Conference"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.55189"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"599","DOI":"10.1145\/368434.368825","article-title":"A Non-Scan DFT Method at Register-Transfer Level to Achieve Complete Fault Efficiency","author":"ohtake","year":"2000","journal-title":"Proc of Asia and South Pacific Design Automation Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011161"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.748165"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.658568"},{"key":"ref2","article-title":"Digital systems testing and testable design","author":"abramovici","year":"1995"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812625"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4317.001.0001","article-title":"Logic Testing and Design for Testability","author":"fujiwara","year":"1985"}],"event":{"name":"Proceedings of the Twelfth Asian Symposium, ATS 2003","location":"Xi'an, China","start":{"date-parts":[[2003,11,16]]},"end":{"date-parts":[[2003,11,19]]}},"container-title":["2003 Test Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8853\/27997\/01250797.pdf?arnumber=1250797","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,27]],"date-time":"2026-01-27T05:27:11Z","timestamp":1769491631000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1250797\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ats.2003.1250797","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}