{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:52:31Z","timestamp":1729644751736,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/ats.2003.1250808","type":"proceedings-article","created":{"date-parts":[[2004,3,30]],"date-time":"2004-03-30T22:17:26Z","timestamp":1080685046000},"page":"190-195","source":"Crossref","is-referenced-by-count":1,"title":["Power conscious BIST design for sequential circuits using ghost-FSM"],"prefix":"10.1109","author":[{"family":"Roy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sikdar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183130"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.995012"},{"key":"ref12","article-title":"SIS: A system for sequential circuit synthesis","author":"santovich","year":"1992","journal-title":"Technical Report UCB\/ERL M92\/41 Electronics Research Lab"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990297"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582410"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICEC.1996.542653"},{"article-title":"Search strategies to solve problems of VLSI system design and testing","year":"2002","author":"roy","key":"ref16"},{"key":"ref4","article-title":"Additive Cellular Automata-Theory and Application","volume":"1","author":"chaudhuri","year":"1997"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"147","DOI":"10.1049\/ip-cdt:20010666","article-title":"Low power state assignment and flip-flop selection for finite state machine synthesis - a genetic algorithmic approach","volume":"148","author":"chattopadhyay","year":"2001","journal-title":"IEE Proc Computers and Digital Techniques"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICEC.1994.350037"},{"key":"ref5","first-page":"154","article-title":"a global BIST methodology","author":"heewala","year":"1993","journal-title":"Proc Asian Test Symp"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"758","DOI":"10.1145\/277044.277235","article-title":"Finite state machine decomposition for low power","author":"monteiro","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812642"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/54.211530"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.199807"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727019"}],"event":{"name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","start":{"date-parts":[[2003,11,19]]},"location":"Xi'an, China","end":{"date-parts":[[2003,11,19]]}},"container-title":["Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8853\/27997\/01250808.pdf?arnumber=1250808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:35:16Z","timestamp":1497587716000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250808\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/ats.2003.1250808","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}