{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:06:57Z","timestamp":1729663617092,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/ats.2003.1250830","type":"proceedings-article","created":{"date-parts":[[2004,3,30]],"date-time":"2004-03-30T22:17:26Z","timestamp":1080685046000},"page":"318-323","source":"Crossref","is-referenced-by-count":17,"title":["Test time minimization for hybrid BIST of core-based systems"],"prefix":"10.1109","author":[{"family":"Jervan","sequence":"first","affiliation":[]},{"family":"Eles","sequence":"additional","affiliation":[]},{"family":"Peng","sequence":"additional","affiliation":[]},{"family":"Ubar","sequence":"additional","affiliation":[]},{"family":"Jenihhin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.875306"},{"key":"ref11","first-page":"385","article-title":"An Integrated Framework for the Design and Optimization of SOC Test Solutions","volume":"18","author":"larsson","year":"2002","journal-title":"Journal of Electronic Testing Theory and Applications (JETTA) for the Special Issue on Plug-and-play Test Automation for System-on-a-chip"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2002.996750"},{"key":"ref13","first-page":"318","article-title":"Fast Test Cost Calculation for Hybrid BIST in Digital Systems","author":"ubar","year":"2001","journal-title":"Euromicro Symposium on Digital Systems Design"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVD.1991.185108"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887168"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.585217"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"134","DOI":"10.1145\/343647.343719","article-title":"Analysis and Minimization of Test Time in a Combined BIST and External Test Approach","author":"sugihara","year":"2000","journal-title":"Design Automation & Test in Europe Conference (DATE 2000)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810681"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743146"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.544235"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894299"}],"event":{"name":"Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03","start":{"date-parts":[[2003,11,19]]},"location":"Xi'an, China","end":{"date-parts":[[2003,11,19]]}},"container-title":["Proceedings of the 7th International Conference on Properties and Applications of Dielectric Materials (Cat No 03CH37417) ATS-03"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8853\/27997\/01250830.pdf?arnumber=1250830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,15]],"date-time":"2021-06-15T09:36:37Z","timestamp":1623749797000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/ats.2003.1250830","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}