{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:29:58Z","timestamp":1743064198772,"version":"3.37.3"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,23]],"date-time":"2020-11-23T00:00:00Z","timestamp":1606089600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,23]]},"DOI":"10.1109\/ats49688.2020.9301589","type":"proceedings-article","created":{"date-parts":[[2020,12,28]],"date-time":"2020-12-28T20:57:55Z","timestamp":1609189075000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["NodeRank: Observation-Point Insertion for Fault Localization in Monolithic 3D ICs"],"prefix":"10.1109","author":[{"given":"Arjun","family":"Chaudhuri","sequence":"first","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sanmitra","family":"Banerjee","sequence":"additional","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[{"name":"Duke University,Department of Electrical and Computer Engineering,Durham,NC"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Web link","year":"0","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2012.6187545"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2018.8617955"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1994.630029"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.83"},{"key":"ref16","article-title":"Method for testability analysis and test point insertion at the RT-level of a hardware development language (HDL) specification","author":"boubezari","year":"2002","journal-title":"US Patent 6 363 520"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2015.7342380"},{"key":"ref18","article-title":"Design for testability strategies using full\/partial scan designs and test point insertions to reduce test application times","author":"hosokawa","year":"2001","journal-title":"ASPDAC"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.56"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323486"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3041026"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387827"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2019.8791515"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1149\/06405.0381ecst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203860"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333538"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2018.8640131"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028195"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-DAT.2015.7114571"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041754"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894217"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386985"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2138729"},{"journal-title":"Supplementary Documents","year":"0","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.39"}],"event":{"name":"2020 IEEE 29th Asian Test Symposium (ATS)","start":{"date-parts":[[2020,11,23]]},"location":"Penang, Malaysia","end":{"date-parts":[[2020,11,26]]}},"container-title":["2020 IEEE 29th Asian Test Symposium (ATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9301474\/9301477\/09301589.pdf?arnumber=9301589","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T15:45:46Z","timestamp":1656344746000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9301589\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,23]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/ats49688.2020.9301589","relation":{},"subject":[],"published":{"date-parts":[[2020,11,23]]}}}