{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:07:44Z","timestamp":1747894064851},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,10,14]],"date-time":"2023-10-14T00:00:00Z","timestamp":1697241600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,10,14]],"date-time":"2023-10-14T00:00:00Z","timestamp":1697241600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,10,14]]},"DOI":"10.1109\/ats59501.2023.10317970","type":"proceedings-article","created":{"date-parts":[[2023,11,20]],"date-time":"2023-11-20T19:09:33Z","timestamp":1700507373000},"source":"Crossref","is-referenced-by-count":2,"title":["Fault Simulation Acceleration Based on ARM Multi-core CPU Architecture"],"prefix":"10.1109","author":[{"given":"Shi-Jie","family":"Ye","sequence":"first","affiliation":[{"name":"HiSilicon,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yun-Ju","family":"Liu","sequence":"additional","affiliation":[{"name":"HiSilicon,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liu-Zheng","family":"Wang","sequence":"additional","affiliation":[{"name":"HiSilicon,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hui-Ling","family":"Zhen","sequence":"additional","affiliation":[{"name":"Huawei, Hong Kong,Hong Kong,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei-Ming","family":"Zhang","sequence":"additional","affiliation":[{"name":"HiSilicon,Suzhou,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Huang","sequence":"additional","affiliation":[{"name":"HiSilicon,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2022.3213617"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.12"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.48798"},{"key":"ref4","first-page":"20","article-title":"Fault Simulation for Structured VLSI","author":"Waicukauski","year":"1985","journal-title":"VLSI Systems Design"},{"key":"ref5","volume-title":"Libnuma manual page"},{"key":"ref6","volume-title":"ITC99 Benchmarks"},{"key":"ref7","volume-title":"IWLS 2005 Benchmarks [Online]"}],"event":{"name":"2023 IEEE 32nd Asian Test Symposium (ATS)","location":"Beijing, China","start":{"date-parts":[[2023,10,14]]},"end":{"date-parts":[[2023,10,17]]}},"container-title":["2023 IEEE 32nd Asian Test Symposium (ATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10317938\/10317940\/10317970.pdf?arnumber=10317970","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,11]],"date-time":"2024-04-11T04:38:42Z","timestamp":1712810322000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10317970\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,14]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/ats59501.2023.10317970","relation":{},"subject":[],"published":{"date-parts":[[2023,10,14]]}}}