{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,12]],"date-time":"2025-11-12T21:14:01Z","timestamp":1762982041535,"version":"3.40.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T00:00:00Z","timestamp":1734393600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T00:00:00Z","timestamp":1734393600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,17]]},"DOI":"10.1109\/ats64447.2024.10915250","type":"proceedings-article","created":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T17:45:02Z","timestamp":1741974302000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["RTL design of 16-bit RISC Processor Using Vedic Mathematics"],"prefix":"10.1109","author":[{"given":"Madhura","family":"R","sequence":"first","affiliation":[{"name":"DSCE,Dept. of ECE,Bengaluru,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peram","family":"Varshitha","sequence":"additional","affiliation":[{"name":"DSCE,Dept. of ECE,Bengaluru,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikitha","family":"S","sequence":"additional","affiliation":[{"name":"DSCE,Dept. of ECE,Bengaluru,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niveditha","family":"K M","sequence":"additional","affiliation":[{"name":"DSCE,Dept. of ECE,Bengaluru,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mayuri Bhat","family":"K","sequence":"additional","affiliation":[{"name":"DSCE,Dept. of ECE,Bengaluru,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/esci50559.2021.9396965"},{"issue":"5","key":"ref2","first-page":"1234","article-title":"Implementation and Validation of 16-Bit RISC Processor Using Vedic Mathematics","volume-title":"Journal of Emerging Technologies and Innovative Research (JETIR)","volume":"7","author":"Prabhakar","year":"2020"},{"issue":"12","key":"ref3","first-page":"541","article-title":"Design of Lightweight 16-Bit Vedic RISC Processor for Small Scale Embedded Systems","volume-title":"International Journal of Research Publication and Reviews","volume":"3","author":"Thakur","year":"2022"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.17485\/ijst\/2015\/v8i20\/78320"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/icit.2006.372448"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/socdc.2008.4815726"},{"key":"ref7","first-page":"207","article-title":"Slack Time Analysis for APB Timer Using Genus Synthesis Tool","volume-title":"8th Edition ICT4SD International ICT Summit & Awards","volume":"3","author":"R"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.11591\/ijeecs.v29.i2.pp658-668"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-41862-5_37"},{"key":"ref10","first-page":"1093","article-title":"Optimised DFT Architecture through Scan based Design","volume-title":"14th International Conference on Advances in Computing, Control, and Telecommunication Technologies, ACT 2023","author":"Madhura"},{"issue":"8","key":"ref11","first-page":"2456","article-title":"Enhancing RISC Processor Performance Through Vedic Mathematics","volume":"65","author":"Doe","year":"2016","journal-title":"IEEE Transactions on Computers"},{"issue":"6","key":"ref12","first-page":"1453","article-title":"Optimization of Adders in Vedic Multipliers for RISC Processors","volume":"28","author":"Johnson","year":"2020","journal-title":"IEEE Transactions on Very Large-Scale Integration (VLSI) Systems"}],"event":{"name":"2024 IEEE 33rd Asian Test Symposium (ATS)","start":{"date-parts":[[2024,12,17]]},"location":"Ahmedabad, India","end":{"date-parts":[[2024,12,20]]}},"container-title":["2024 IEEE 33rd Asian Test Symposium (ATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10914681\/10915215\/10915250.pdf?arnumber=10915250","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T17:32:03Z","timestamp":1742232723000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10915250\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,17]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/ats64447.2024.10915250","relation":{},"subject":[],"published":{"date-parts":[[2024,12,17]]}}}