{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:42:01Z","timestamp":1773247321787,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T00:00:00Z","timestamp":1734393600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T00:00:00Z","timestamp":1734393600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,17]]},"DOI":"10.1109\/ats64447.2024.10915359","type":"proceedings-article","created":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T13:45:02Z","timestamp":1741959902000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Large Language Model Driven Logic Locking: A Generative Approach to Secure IC Design"],"prefix":"10.1109","author":[{"given":"Jugal","family":"Gandhi","sequence":"first","affiliation":[{"name":"Research Institute (CEERI),CSIR- Central Electronics Engineering,Pilani,India,333031"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Diksha","family":"Shekhawat","sequence":"additional","affiliation":[{"name":"Research Institute (CEERI),CSIR- Central Electronics Engineering,Pilani,India,333031"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Santosh","sequence":"additional","affiliation":[{"name":"Research Institute (CEERI),CSIR- Central Electronics Engineering,Pilani,India,333031"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaya","family":"Dofe","sequence":"additional","affiliation":[{"name":"California State University,Department of Electrical and Computer Engineering,Fullerton,CA,USA,92831-3599"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jai Gopal","family":"Pandey","sequence":"additional","affiliation":[{"name":"Research Institute (CEERI),CSIR- Central Electronics Engineering,Pilani,India,333031"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546552"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2024.3411033"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HOST55342.2024.10545393"},{"key":"ref4","article-title":"Large Language Model Market Size, Share & Trends Analysis Report By Application"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3649476.3660390"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI61997.2024.00076"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-37989-5","volume-title":"Understanding Logic Locking","author":"Azar","year":"2024"},{"key":"ref9","article-title":"SubLock: Sub-Circuit Replacement based Input Dependent Key-based Logic Locking for Robust IP Protection","author":"Rathor","year":"2024"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS61159.2024.10539877"},{"key":"ref11","article-title":"Methods for Protecting Against Piracy of Integrated Circuits","volume-title":"US Patent App. 12\/720,634","author":"Roy","year":"2010"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.cose.2023.103196"},{"key":"ref13","article-title":"NiLoPher: Breaking a Modern SAT-Hardened Logic-Locking Scheme via Power Analysis Attack","author":"Roy","year":"2024","journal-title":"Cryptology ePrint Archive"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3075939"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3138686"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s12046-024-02461-8"},{"key":"ref17","article-title":"Large Language Models: A Survey","author":"Minaee","year":"2024"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2024.3365742"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ITCIndia62949.2024.10651860"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-024-00144-8"},{"key":"ref21","article-title":"Prompt Recursive Search: A Living Framework with Adaptive Growth in LLM Auto-Prompting","author":"Zhao","year":"2024"}],"event":{"name":"2024 IEEE 33rd Asian Test Symposium (ATS)","location":"Ahmedabad, India","start":{"date-parts":[[2024,12,17]]},"end":{"date-parts":[[2024,12,20]]}},"container-title":["2024 IEEE 33rd Asian Test Symposium (ATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10914681\/10915215\/10915359.pdf?arnumber=10915359","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T10:26:00Z","timestamp":1766053560000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10915359\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,17]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/ats64447.2024.10915359","relation":{},"subject":[],"published":{"date-parts":[[2024,12,17]]}}}