{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:27:19Z","timestamp":1775665639230,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T00:00:00Z","timestamp":1734393600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T00:00:00Z","timestamp":1734393600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,17]]},"DOI":"10.1109\/ats64447.2024.10915466","type":"proceedings-article","created":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T17:45:02Z","timestamp":1741974302000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["ML Based Diagnosis for Fault Location in Digital Circuits"],"prefix":"10.1109","author":[{"given":"Diptanshu","family":"Bagchi","sequence":"first","affiliation":[{"name":"IIEST,School of VLSI Technology,Shibpur"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Habibur","family":"Rahaman","sequence":"additional","affiliation":[{"name":"IIT KGP,Dept of CSE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sudip","family":"Ghosh","sequence":"additional","affiliation":[{"name":"IIEST,School of VLSI Technology,Shibpur"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Subhajit","family":"Chatterjee","sequence":"additional","affiliation":[{"name":"IIEST,School of VLSI Technology,Shibpur"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2020.3010743"},{"issue":"2","key":"ref2","first-page":"155","article-title":"High-level synthesis with a heterogeneous selection of RTL components","volume":"22","author":"Lee","year":"2003","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"10","key":"ref3","first-page":"1046","article-title":"Fault Simulation in Circuits with Synchronous Sequential Logic","volume":"8","author":"Fuchs","year":"1989","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/34.58871"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-84858-7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1022643204877"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/s11760-010-0168-6"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2196278"},{"key":"ref9","volume-title":"Machine learning","author":"Mitchell","year":"1997"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1201\/b12207"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/b117406"},{"issue":"1","key":"ref12","first-page":"91","article-title":"Machine Learning-Based Techniques for Embedded Hardware Trojan Detection","volume":"39","author":"Narasimhan","year":"2020","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"issue":"10","key":"ref13","first-page":"1205","article-title":"Multi-Threshold CMOS Design for Low Power Digital Circuits","volume":"21","author":"Chakravarty","year":"2002","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"}],"event":{"name":"2024 IEEE 33rd Asian Test Symposium (ATS)","location":"Ahmedabad, India","start":{"date-parts":[[2024,12,17]]},"end":{"date-parts":[[2024,12,20]]}},"container-title":["2024 IEEE 33rd Asian Test Symposium (ATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10914681\/10915215\/10915466.pdf?arnumber=10915466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,15]],"date-time":"2025-03-15T05:03:40Z","timestamp":1742015020000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10915466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,17]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/ats64447.2024.10915466","relation":{},"subject":[],"published":{"date-parts":[[2024,12,17]]}}}