{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,18]],"date-time":"2025-03-18T04:14:23Z","timestamp":1742271263884,"version":"3.40.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T00:00:00Z","timestamp":1734393600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,12,17]],"date-time":"2024-12-17T00:00:00Z","timestamp":1734393600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,12,17]]},"DOI":"10.1109\/ats64447.2024.10915501","type":"proceedings-article","created":{"date-parts":[[2025,3,14]],"date-time":"2025-03-14T17:45:02Z","timestamp":1741974302000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["A Testability Improvement Method of Combinational Circuits Based on the SDC Conditions"],"prefix":"10.1109","author":[{"given":"Yang","family":"Zeng","sequence":"first","affiliation":[{"name":"Peking University Shenzhen Graduate School,Key Lab of Integrated Microsystems,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaole","family":"Cui","sequence":"additional","affiliation":[{"name":"Peking University Shenzhen Graduate School,Key Lab of Integrated Microsystems,Shenzhen,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(86)90049-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.124418"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127694"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.108622"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1145\/127601.127632","article-title":"Robust delay-fault test generation and synthesis for testability under a standard scan design methodology","volume-title":"Proceedings of the 28th ACM\/IEEE Design Automation Conference","author":"Cheng"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.3211"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323780"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3108704"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE58400.2024.10546595"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203846"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744780"},{"volume-title":"Intellectual property protection in VLSI designs: theory and practice.","year":"2003","author":"Qu","key":"ref12"},{"volume-title":"Intellectual property protection in VLSI designs: theory and practice.","year":"2003","author":"Qu","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-04138-9_26"},{"volume-title":"Intellectual property protection in VLSI designs: theory and practice.","year":"2003","author":"Qu","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882490"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1007\/BF00160897"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367063"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00123"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2015.23218"}],"event":{"name":"2024 IEEE 33rd Asian Test Symposium (ATS)","start":{"date-parts":[[2024,12,17]]},"location":"Ahmedabad, India","end":{"date-parts":[[2024,12,20]]}},"container-title":["2024 IEEE 33rd Asian Test Symposium (ATS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10914681\/10915215\/10915501.pdf?arnumber=10915501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,17]],"date-time":"2025-03-17T17:32:05Z","timestamp":1742232725000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10915501\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,17]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/ats64447.2024.10915501","relation":{},"subject":[],"published":{"date-parts":[[2024,12,17]]}}}