{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T12:19:14Z","timestamp":1756383554288,"version":"3.44.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/bcicts45179.2019.8972745","type":"proceedings-article","created":{"date-parts":[[2020,1,31]],"date-time":"2020-01-31T00:16:05Z","timestamp":1580429765000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["Collector-substrate modeling of SiGe HBTs up to THz range"],"prefix":"10.1109","author":[{"given":"Bishwadeep","family":"Saha","sequence":"first","affiliation":[{"name":"University of Bordeaux,Laboratoire de l′Integration du Material au Systeme,Talence Cedex,France,33405"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastien","family":"Fr\u00e9gonese","sequence":"additional","affiliation":[{"name":"University of Bordeaux,Laboratoire de l′Integration du Material au Systeme,Talence Cedex,France,33405"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Soumya Ranjan","family":"Panda","sequence":"additional","affiliation":[{"name":"University of Bordeaux,Laboratoire de l′Integration du Material au Systeme,Talence Cedex,France,33405"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anjan","family":"Chakravorty","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology,Department of Electrical Engineering,Madras,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Didier","family":"C\u00e9li","sequence":"additional","affiliation":[{"name":"STMicroelectronics, 850 rue Jean Monnet,Crolles,France,38926"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Zimmer","sequence":"additional","affiliation":[{"name":"University of Bordeaux,Laboratoire de l′Integration du Material au Systeme,Talence Cedex,France,33405"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7181981"},{"key":"ref3","first-page":"85","article-title":"Substrate modelling for RF and high-speed bipolar\/BiCMOS circuits","year":"2003","journal-title":"Proceedings of the 2003 Bipolar\/BiCMOS Circuits and Technology Meeting (IEEE Cat. No.03CH37440)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2005.08.015"},{"key":"ref6","first-page":"3.9.1","article-title":"A 55 nm triple gate oxide 9 metal layers SiGe BiCMOS technology featuring 320 GHz fT \/ 370 GHz fMAX HBT and high-Q millimeter-wave passives","author":"chevalier","year":"2014","journal-title":"IEEE IEDM"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TTHZ.2018.2884612"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.663563"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/EuMC.2018.8541392"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/BIPOL.2006.311158"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2013.2294202"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.540060"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/BCTM.2011.6082749"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2019.2899487"}],"event":{"name":"2019 IEEE BiCMOS and Compound semiconductor Integrated Circuits and Technology Symposium (BCICTS)","start":{"date-parts":[[2019,11,3]]},"location":"Nashville, TN, USA","end":{"date-parts":[[2019,11,6]]}},"container-title":["2019 IEEE BiCMOS and Compound semiconductor Integrated Circuits and Technology Symposium (BCICTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8961327\/8972708\/08972745.pdf?arnumber=8972745","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T18:23:57Z","timestamp":1755800637000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8972745\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/bcicts45179.2019.8972745","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}