{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:29:27Z","timestamp":1729675767125,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,11]]},"DOI":"10.1109\/bibe.2013.6701628","type":"proceedings-article","created":{"date-parts":[[2014,1,10]],"date-time":"2014-01-10T20:06:36Z","timestamp":1389384396000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["A low cost embedded real time 3D stereo matching system for surveillance applications"],"prefix":"10.1109","author":[{"given":"Georgia","family":"Rematska","sequence":"first","affiliation":[]},{"given":"Kyprianos","family":"Papadimitriou","sequence":"additional","affiliation":[]},{"given":"Apostolos","family":"Dollas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2013.6673276"},{"key":"15","first-page":"703","article-title":"Towards accurate hardware stereo correspondence: A real-time FPGA implementation of a segmentation-based adaptive support weight algorithm","author":"ttofis","year":"2012","journal-title":"Proc Design Automation and Test Eur Conf and Exhibition (DATE)"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.32"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCVW.2011.6130280"},{"key":"14","first-page":"190","article-title":"Architecture and Impleementation of 3D Stereo Vision on a Xilinx FPGA","author":"thomas","year":"2013","journal-title":"Proc IFIP Int Conf Very Large Scale Integr (VLSI-SoC)"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0028345"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014573219977"},{"journal-title":"Vision","year":"1982","author":"marr","key":"2"},{"journal-title":"Computer Vision","year":"1982","author":"ballard","key":"1"},{"key":"10","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1109\/TCSVT.2009.2026831","article-title":"FPGA Design and Implementation of a Real-Time Stereo Vision System","volume":"20","author":"jin","year":"2010","journal-title":"IEEE Transactions on Circuits and Systems for Video Technology"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457096"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.44"},{"key":"5","first-page":"111","article-title":"Small Vision Systems: Hardware and Implementation","author":"konolige","year":"1997","journal-title":"Proceedings of the International Symposium on Robotics Research"},{"year":"0","key":"4"},{"key":"9","first-page":"42","article-title":"A Real-Time Large Disparity Range Stereo-System using FPGAs","author":"masrani","year":"2006","journal-title":"Proceedings of the IEEE International Conference on Computer Vision Systems"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1016\/j.cviu.2010.03.012"}],"event":{"name":"2013 IEEE 13th International Conference on Bioinformatics and Bioengineering (BIBE)","start":{"date-parts":[[2013,11,10]]},"location":"Chania, Greece","end":{"date-parts":[[2013,11,13]]}},"container-title":["13th IEEE International Conference on BioInformatics and BioEngineering"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6689795\/6701519\/06701628.pdf?arnumber=6701628","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T05:50:35Z","timestamp":1498110635000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6701628\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/bibe.2013.6701628","relation":{},"subject":[],"published":{"date-parts":[[2013,11]]}}}