{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T14:23:11Z","timestamp":1761402191365,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,12,15]],"date-time":"2021-12-15T00:00:00Z","timestamp":1639526400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,12,15]],"date-time":"2021-12-15T00:00:00Z","timestamp":1639526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,12,15]],"date-time":"2021-12-15T00:00:00Z","timestamp":1639526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,12,15]]},"DOI":"10.1109\/bigdata52589.2021.9671363","type":"proceedings-article","created":{"date-parts":[[2022,1,13]],"date-time":"2022-01-13T15:39:16Z","timestamp":1642088356000},"page":"174-180","source":"Crossref","is-referenced-by-count":3,"title":["Multi-step LRU: SIMD-based Cache Replacement for Lower Overhead and Higher Precision"],"prefix":"10.1109","author":[{"given":"Hiroshi","family":"Inoue","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/170035.170081"},{"key":"ref11","first-page":"91","article-title":"The Multi-Queue Replacement Algorithm for Second Level Buffer Caches","author":"zhou","year":"0","journal-title":"Proceedings of the 2001 USENIX Annual Technical Conference (USENIX ’01)"},{"journal-title":"Computer Organization and Design The Hardware\/Software Interface","year":"2013","author":"patterson","key":"ref12"},{"key":"ref13","first-page":"1","article-title":"Accelerating UTF-8 Decoding Using SIMD Instructions (in Japanese)","volume":"1","author":"inoue","year":"2008","journal-title":"Information Processing Society of Japan Transactions on Programming"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2063576.2063627"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.2307\/310585"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1999.749260"},{"journal-title":"Murmurhash","year":"0","author":"appleby","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"ref4","first-page":"439","article-title":"2Q: A Low Overhead High Performance Buffer Management Replacement Algorithm","author":"johnson","year":"1994","journal-title":"Proc 20th Intl Conf on Very Large Data Bases (VLDB)"},{"key":"ref3","first-page":"371","article-title":"MemC3: compact and concurrent MemCache with dumber caching and smarter hashing","author":"fan","year":"2013","journal-title":"Proceedings of the 10th USENIX conference on Networked Systems Design and Implementation (NSDI ’13)"},{"key":"ref6","article-title":"Technologies for a least recently used cache replacement policy using vector instructions","author":"wang","year":"2019","journal-title":"US20190042471"},{"key":"ref5","first-page":"115","article-title":"ARC: A Self-Tuning, Low Overhead Replacement Cache","author":"megiddo","year":"2003","journal-title":"Proceedings of the 2nd USENIX Conference on File and Storage Technologies (FAST ’03)"},{"key":"ref8","first-page":"323","article-title":"CLOCK-Pro: an effective improvement of the CLOCK replacement","author":"jiang","year":"2005","journal-title":"Proceedings of the annual conference on USENIX Annual Technical Conference (USENIX ’05)"},{"key":"ref7","first-page":"187","article-title":"CAR: Clock with Adaptive Replacement","author":"bansal","year":"2004","journal-title":"Proceedings of the 3rd USENIX Conference on File and Storage Technologies (FAST ’04)"},{"journal-title":"Using Redis as an LRU cache","year":"0","key":"ref2"},{"journal-title":"Memcached - A Distributed Memory Object Caching System","year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/320263.320276"}],"event":{"name":"2021 IEEE International Conference on Big Data (Big Data)","start":{"date-parts":[[2021,12,15]]},"location":"Orlando, FL, USA","end":{"date-parts":[[2021,12,18]]}},"container-title":["2021 IEEE International Conference on Big Data (Big Data)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9671263\/9671273\/09671363.pdf?arnumber=9671363","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T12:55:26Z","timestamp":1652187326000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9671363\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,15]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/bigdata52589.2021.9671363","relation":{},"subject":[],"published":{"date-parts":[[2021,12,15]]}}}